PPC440EP datasheet(65/84 Pages) AMCC

65 / 84 page

AMCC Proprietary

440EP – PPC440EP Embedded Processor

Data Sheet

Revision 1.26 – April 25, 2007

I/O Specifications

Table 15. Peripheral Interface Clock Timings

Parameter

Min

Max

Units

Notes

PCIClk input frequency (asynchronous mode)

–

66.66

MHz

PCIClk period (asynchronous mode)

–

PCIClk input high time

40% of nominal period

60% of nominal period

PCIClk input low time

40% of nominal period

60% of nominal period

EMCMDClk output frequency

–

2.5

MHz

EMCMDClk period

400

–

EMCMDClk output high time

160

–

EMCMDClk output low time

160

–

EMCTxClk input frequency MII(RMII)

2.5(5)

25(50)

MHz

EMCTxClk period MII(RMII)

40(20)

400(200)

EMCTxClk input high time

35% of nominal period

–

EMCTxClk input low time

35% of nominal period

–

EMCRxClk input frequency MII(RMII)

2.5(5)

25(50)

MHz

EMCRxClk period MII(RMII)

40(20)

400(200)

EMCRxClk input high time

35% of nominal period

–

EMCRxClk input low time

35% of nominal period

–

PerClk (and OPB clock) output frequency (for ext. master or

sync. slaves)

–66.66

MHz

PerClk period

–

PerClk output high time

50% of nominal period

66% of nominal period

PerClk output low time

33% of nominal period

50% of nominal period

UARTSerClk input frequency

–

1000/(2TOPB

1+2ns)

MHz

UARTSerClk period

2TOPB+2

–ns

UARTSerClk input high time

TOPB+1

–ns

UARTSerClk input low time

TOPB+1

–ns

USB2Clk input frequency

MHz

USB1Clk input frequency

MHz

PPC440EP Datasheet(PDF) 65 Page - Applied Micro Circuits Corporation

PPC440EP Datasheet(HTML) 65 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL