PPC440EP datasheet(70/84 Pages) AMCC

70 / 84 page

AMCC Proprietary

440EP – PPC440EP Embedded Processor

Revision 1.26 – April 25, 2007

Data Sheet

Table 17. I/O Specifications—333MHz to 533MHz

Notes:

1. PerClk rising edge at package pin with a 10pF load trails the internal PLB clock by approximately 1.3ns.

Signal

Input (ns)

Output (ns)

Output Current (mA)

Clock

Notes

Setup Time

(TIS min)

Hold Time

(TIH min)

Valid Delay

(TOV max)

Hold Time

(TOH min)

I/O H

(minimum)

I/O L

(minimum)

External Slave Peripheral Interface

DMAAck0:1

n/a

5.1

6.8

PerClk

DMAAck2:3

n/a

15.3

10.2

PerClk

DMAReq0:3

11.7

0.5

n/a

PerClk

EOT0:1/TC0:1

11.7

0.5

5.1

6.8

PerClk

EOT2:3/TC2:3

11.7

0.5

15.3

10.2

PerClk

PerAddr02:31

7.2

1.5

15.3

10.2

PerClk

PerBLast

6.5

1.5

15.3

10.2

PerClk

PerCS0:5

n/a

6.5

1.5

10.3

7.1

PerClk

PerData00:15

7.2

1.5

15.3

10.2

PerClk

PerOE

n/a

6.5

1.5

15.3

10.2

PerClk

PerReady

n/a

15.3

10.2

PerClk

PerR/W

6.5

1.5

15.3

10.2

PerClk

PerWBE0:1

6.5

1.5

15.3

10.2

PerClk

External Master Peripheral Interface

BusReq

n/a

6.5

1.5

7.1

9.6

PerClk

ExtAck

n/a

6.5

1.5

7.1

9.6

PerClk

ExtReq

n/a

PerClk

ExtReset

n/a

6.0

1.5

15.3

10.2

PerClk

HoldAck

n/a

6.5

1.5

7.1

9.6

PerClk

HoldReq

n/a

PerClk

HoldPri

n/a

PerClk

n/a

15.3

10.2

PLB Clk

PerErr

n/a

10.3

7.1

PerClk

NAND Flash Interface

NFALE

n/a

6.5

1.5

5.1

6.8

NFCE0:3

n/a

6.5

1.5

10.3

7.1

NFCLE

n/a

6.5

1.5

5.1

6.8

NFRdyBusy

n/a

NFREn

n/a

6.5

1.5

5.1

6.8

NFWEn

n/a

6.5

1.5

5.1

6.8

PPC440EP Datasheet(PDF) 70 Page - Applied Micro Circuits Corporation

PPC440EP Datasheet(HTML) 70 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL