PPC440GP-3CC466C datasheet(67/83 Pages) AMCC

67 / 83 page

440GP – Power PC 440GP Embedded Processor

AMCC

Revision 1.07 – October 4, 2007

Data Sheet

Internal Peripheral Interface

IICxSClk

15.3

10.2

IICxSDA

15.3

10.2

UARTSerClk

UART0_Rx

UART0_Tx

10.3

7.1

UART0_DCD

UART0_DSR

UART0_CTS

UART0_DTR

10.3

7.1

UART0_RI

UART0_RTS

10.3

7.1

UART1_Rx

UART1_Tx

10.3

7.1

UART1_DSR/CTS

UART1_RTS/DTR

10.3

7.1

Interrupts Interface

IRQ00:12

JTAG Interface

TDI

async

TMS

async

TDO

15.3

10.2

async

TCK

async

TRST

async

I/O Specifications—All Speeds (Sheet 3 of 4)

Notes:

1. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard.

2. PCI-X timings are for asynchronous operation up to 133MHz. PCI-X input setup time requirement is 1.2ns for 133MHz and

1.7ns for 66MHz. PCI timings (in parentheses) are for asynchronous operation up to 66MHz. PCI output hold time

requirement is 1ns for 66MHz and 2ns for 33MHz.

3. The clock frequency for RMII operation is 50MHz ± 100ppm.

Signal

Input (ns)

Output (ns)

Output Current (mA)

Clock

Notes

Setup Time

(TIS min)

Hold Time

(TIH min)

Valid Delay

(TOV max)

Hold Time

(TOH min)

I/O H

(minimum)

I/O L

(minimum)

PPC440GP-3CC466C Datasheet(PDF) 67 Page - Applied Micro Circuits Corporation

PPC440GP-3CC466C Datasheet(HTML) 67 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL