| Electronic Components Datasheet Search |
|
PPC440GP-3CC466C Datasheet(PDF) 76 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
PPC440GP-3CC466C Datasheet(HTML) 76 Page - Applied Micro Circuits Corporation |
|
76 / 83 page ![]() 440GP – Power PC 440GP Embedded Processor 76 AMCC Revision 1.07 – October 4, 2007 Data Sheet In the following examples, the data strobes (DQS) and the data are shown to be coincident. There is actually a slight skew as specified by the SDRAM specifications, and there can be additional skew due to loading and signal routing. It is recommended that the signal length for all of the eight DQS signals be matched. I/O Timing—DDR SDRAM TSIN and TDIN Notes: 1. TSIN = Delay from DQS at package pin to C on Stage 1 FF. 2. TDIN = Delay from data at package pin to D on Stage 1 FF. 3. The time values for TSIN include 1/4 of a cycle at the indicated clock speed. Clock Speed (MHz) Signal Name TSIN (ns) minimum TSIN (ns) maximum Signal Name TDIN (ns) minimum TDIN (ns) maximum 133 DQS0 2.775 3.775 MemData00:07 1.0 2.0 133 DQS1 2.775 3.775 MemData08:15 1.0 2.0 133 DQS2 2.775 3.775 MemData16:23 1.0 2.0 133 DQS3 2.775 3.775 MemData24:31 1.0 2.0 133 DQS4 2.775 3.775 MemData32:39 1.0 2.0 133 DQS5 2.775 3.775 MemData40:47 1.0 2.0 133 DQS6 2.775 3.775 MemData48:55 1.0 2.0 133 DQS7 2.775 3.775 MemData56:63 1.0 2.0 133 DQS8 2.775 3.775 ECC0:7 1.0 2.0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |