| Electronic Components Datasheet Search |
|
TMP91CW60DFG Datasheet(PDF) 28 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP91CW60DFG Datasheet(HTML) 28 Page - Toshiba Semiconductor |
|
28 / 262 page ![]() Page 25 2007-12-03 TMP91CW60 3. STOP mode When STOP mode is selected, all internal circuits stop, including the internal oscillator. Pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 2-9 summarizes the state of these pins in STOP mode. After STOP mode has been cleared, system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. After STOP mode has been cleared, either NORMAL mode or SLOW mode can be selected using the SYSCR0<RSYSCK> register. Therefore, <RSYSCK>, <RXEN> and <RXTEN> must be set. See the sample warm-up times in Table 2-8. Figure 2-9 illustrates the timing for clearance of the STOP mode halt state by an interrupt. Figure 2-9 Timing Chart for STOP Mode Halt State Cleared by Interrupt Note: fOSCH=20MHz, fs=32.768kHz Table 2-8 Sample Warm-up Times after Clearance of STOP Mode SYSCR0 <RSYSCK> SYSCR2<WUPTM1:0> 01(28)10(214)11(216) 00(218) 0(fc) 12.8us 0.819ms 3.277ms 13.107ms 1(fs) 7.8ms 500ms 2000ms 8000ms STOP X1 A0∼A23 RD WR AD0∼AD15 ALE Address Address Data Data |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |