| Electronic Components Datasheet Search |
|
ST10F272M Datasheet(PDF) 165 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F272M Datasheet(HTML) 165 Page - STMicroelectronics |
|
165 / 175 page ![]() ST10F272M Electrical characteristics 165/176 24.8.19 External bus arbitration VDD = 5V ± 10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF Figure 59. External bus arbitration (releasing the bus) 1. The ST10F272M will complete the currently running bus cycle before granting bus access. 2. This is the first possibility for BREQ to become active. 3. The CS outputs will be resistive high (pull-up) after t64. Table 73. External bus arbitration timings Symbol Parameter fCPU = 40 MHz TCL = 12.5ns Variable CPU clock 1/2 TCL = 1 to 40 MHz Unit Min Max Min Max t61 SR HOLD input setup time to CLKOUT 18.5 – 18.5 – ns t62 CC CLKOUT to HLDA high or BREQ low delay – 12.5 – 12.5 ns t63 CC CLKOUT to HLDA low or BREQ high delay – 12.5 – 12.5 ns t64 CC CSx release (1) 1. Partially tested, guaranteed by design characterization –20– 20 ns t65 CC CSx drive -415-4 15 ns t66 CC Other signals release (1) –20– 20 ns t67 CC Other signals drive -4 15 -4 15 ns t61 t63 t66 1) t64 1) 2) t62 3) CLKOUT HOLD HLDA BREQ Others CSx (P6.x) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |