 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ST10F272M Datasheet(PDF) 169 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F272M Datasheet(HTML) 169 Page - STMicroelectronics |
|
|
169 / 175 page  ST10F272M Electrical characteristics 169/176 Figure 62. SSC slave timing 1. The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading clock edge is low-to-high transition (SSCPO = 0b). 2. The bit timing is repeated for all bits to be transmitted or received. 1st out bit Last out bit 2nd out bit (1) (2) 2nd in bit 1st in bit Last in bit SCLK MRST MTSR t313 t314 t315 t316 t315 t317 t318 t317 t318 t315 t310 t311 t312 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
