Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

L99PM62GXP Datasheet(PDF) 63 Page - STMicroelectronics

Part # L99PM62GXP
Description  Power management IC with LIN and high speed CAN
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99PM62GXP Datasheet(HTML) 63 Page - STMicroelectronics

Back Button L99PM62GXP Datasheet HTML 59Page - STMicroelectronics L99PM62GXP Datasheet HTML 60Page - STMicroelectronics L99PM62GXP Datasheet HTML 61Page - STMicroelectronics L99PM62GXP Datasheet HTML 62Page - STMicroelectronics L99PM62GXP Datasheet HTML 63Page - STMicroelectronics L99PM62GXP Datasheet HTML 64Page - STMicroelectronics L99PM62GXP Datasheet HTML 65Page - STMicroelectronics L99PM62GXP Datasheet HTML 66Page - STMicroelectronics L99PM62GXP Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 102 page
background image
L99PM62GXP
Electrical specifications
Doc ID 17639 Rev 4
63/102
DI timing
The voltages are referred to ground and currents are assumed positive, when the current
flows into the pin. 6 V < VS < 18 V; 4.5 V < V1 < 5.3 V; all outputs open; Tj = -40 °C to
130 °C, unless otherwise specified.
DO
The voltages are referred to ground and currents are assumed positive, when the current
flows into the pin. 6 V < VS < 18 V; 4.5 V < V1 < 5.3 V; all outputs open; Tj = -40 °C to
130 °C, unless otherwise specified.
Cin
(1)
input capacitance at
input CSN, CLK, DI and
PWM1,2
0V < V1 < 5.3 V
10
15
pF
fCLK
SPI input frequency at
CLK
1MHz
1.
Value of input capacity is not measured in production test. Parameter guaranteed by design.
Table 38.
DI timing(1)
1.
See Figure 32.
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
tCLK
Clock period
V1 = 5 V
1000
-
ns
tCLKH
Clock high time
V1 = 5 V
400
-
ns
tCLKL
Clock low time
V1 = 5 V
400
-
ns
tset CSN
CSN setup time, CSN low
before rising edge of CLK
V1 = 5 V
400
-
ns
tset CLK
CLK setup time, CLK high
before rising edge of CSN
V1 = 5 V
400
-
ns
tset DI
DI setup time
V1 = 5 V
200
-
ns
thold DI
DI hold time
V1 = 5 V
200
-
ns
tr in
Rise time of input signal
DI, CLK, CSN
V1 = 5 V
-
100
ns
tf in
Fall time of input signal
DI, CLK, CSN
V1 = 5 V
-
100
ns
Table 39.
DO output pin
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
VDOL
Output low level
V1 = 5 V, ID = -4 mA
0.5
V
VDOH
output high level
V = 5 V, ID = 4 mA
4.5
V
Table 37.
Input CLK, DI (continued)
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com