 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IMXRT1160AXEC Datasheet(PDF) 57 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMXRT1160AXEC Datasheet(HTML) 57 Page - NXP Semiconductors |
|
|
57 / 130 page  Electrical characteristics i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 4, 06/2025 NXP Semiconductors 57 4.4.2 WDOG reset timing parameters Figure 12 shows the WDOG reset timing and Table 43 lists the timing parameters. Figure 12. WDOG_B timing diagram NOTE RTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or approximately 30 s. NOTE WDOG_B output signals (for each one of the Watchdog modules) do not have dedicated pins, but are muxed out through the IOMUX. See the IOMUX manual for detailed information. Table 43. WDOG_B timing parameters ID Parameter Min Max Unit CC3 Duration of WDOG_B Assertion 1 — RTC_XTALI cycle WDOG_B CC3 (Output) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
