IMXRT1160AXEC datasheet(96/130 Pages) NXP

Part #	IMXRT1160AXEC

Description	i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products

PDF	130 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

96 / 130 page

i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 4, 06/2025

NXP Semiconductors

Electrical characteristics

Figure 44 depicts the timing of HS400.

Figure 45. HS400 timing

4.9.3.6

Bus operation condition for 3.3 V and 1.8 V signaling

Signaling level of SD/eMMC4.3 and eMMC4.4/4.41 modes is 3.3 V. Signaling level of

SDR104/SDR50/HS200/HS400 mode is 1.8 V.

4.9.4

Ethernet controller (ENET) AC electrical specifications

4.9.4.1

ENET MII mode timing

This subsection describes MII receive, transmit, asynchronous inputs, and serial management signal

timings.

4.9.4.1.1

MII receive signal timing (ENET_RX_DATA3,2,1,0, ENET_RX_EN,

ENET_RX_ER, and ENET_RX_CLK)

The receiver functions correctly up to an ENET_RX_CLK maximum frequency of 25 MHz + 1%. There

is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the

ENET_RX_CLK frequency.

SD7

SD1

SD5

SD6

SCK

Output from

Strobe

Input from

uSDHC to eMMC

DAT0

DAT1

DAT7

...

DAT0

DAT1

SD4

SD3

SD2

IMXRT1160AXEC Datasheet(PDF) 96 Page - NXP Semiconductors