DA9073 datasheet(11/134 Pages) RENESAS

11 / 134 page

DA9073

Ultra-Low Quiescent Current PMIC

Datasheet

Revision 3.5

16-Jun-2023

11 of 134

Table 1: Pin Description

Pin No.

Pin Name

Type (

Table 2)

Description

A1, D3,

GND

Ground connection. Connect to the ground plane

VDD_PWR

POWER

Input power supply. VDD_PWR is a 20 V-tolerant input. Bypass

to GND with a minimum 1uF ceramic capacitor.

A3, A4

VDD_SYS

POWER

VDD_SYS is the intermediate rail which typically supplies

VDD_BUCK and VDD_BST. Bypass to ground with a 4.7 µF

ceramic capacitor.

VDD_BUCK

POWER

Input of the buck converter. Bypass to PGND_BUCK with a

minimum 2.2 µF ceramic capacitor.

SW_BUCK

POWER

Buck switching node. Connect to the buck inductor.

PGND_BUCK

POWER

Power ground for the buck. Connect to the buck input capacitor

and ground plane.

B1, B2

VBAT

POWER

Battery connection. Connect to the positive terminal of the

battery. Bypass to ground with a minimum 1 µF ceramic

capacitor.

B3, D4,

TEMP_SNS

Battery Pack NTC monitor. Connect to a resistive network and

thermistor.

SYS_FLT

DOD

Open drain status output. Connect to VDDIO through a 1 K to

100 KOhm pull-up resistor.

SDA

DIO

I2C Interface Data. Connect SDA to VDDIO through a 2 k to10 k

pull-up resistor.

FB_BUCK

Buck output voltage feedback connection.

VBAT_SNS

Battery voltage sense connection. Connect to the positive battery

terminal.

ITER_CHG

Termination current setting pin. Connect a resistor between

ITER_CHG and ground to set the pre-charge and termination

currents (ITER). Alternatively, short this pin to ground to allow

ITER to be programmed by register setting.

ILIM_CHG

Fast-Charge current setting pin. Connect a resistor between

ILIM_CHG and ground to set the fast-charge current (ICHG).

Alternatively, short this pin to ground to allow ICHG to be

programmed by register setting

Watchdog input. Toggle WD within the watchdog time-out period

to avoid power reset.

RIN_N

Manual reset input pin. RIN_N is internally pulled high. Pulling

this pin low wakes the device from Ship Mode or performs a

reset.

SCL

I2C interface clock. Connect SCL to VDDIO through a 2 k to10 k

pull-up resistor.

AGND

GND

Quiet ground connection. Connect to a quiet ground area.

DA9073 Datasheet(PDF) 11 Page - Renesas Technology Corp

DA9073 Datasheet(HTML) 11 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL