AT45DB641E datasheet(8/78 Pages) RENESAS

8 / 78 page

DS-AT45DB641E-027 Rev. O

Page 8

6/30/23

AT45DB641E Datasheet

Table 1. Pin Configurations

Symbol

Name and Function

Asserted

State

Type

Chip Select

Asserting the CS pin selects the device. When the CS pin is deasserted, the device is deselected

and placed in standby mode (not Deep Power-Down mode), and the output pin (SO) is in a high-

impedance state. When the device is deselected, data are not accepted on the input pin (SI).

A high-to-low transition on the CS pin is required to start an operation and a low-to-high transition

is required to end an operation. When ending an internally self-timed operation such as a

program or erase cycle, the device does not enter the standby mode until the operation is

completed.

Low

Input

SCK

Serial Clock

This pin provides a clock to the device and is used to control the flow of data to, and from, the

device. Command, address, and input data present on the SI pin are latched on the rising edge of

SCK, while output data on the SO pin are clocked out on the falling edge of SCK.

—

Input

Serial Input

The SI pin is used to shift data into the device. The SI pin is used for all data input including

command and address sequences. Data on the SI pin are latched on the rising edge of SCK.

Data present on the SI pin are ignored whenever the device is deselected (CS is deasserted).

—

Input

Serial Output

The SO pin is used to shift data out from the device. Data on the SO pin are clocked out on the

falling edge of SCK. The SO pin is in a high-impedance state whenever the device is deselected

(CS is deasserted).

—Output

Write Protect

When the WP pin is asserted, all sectors specified for protection by the Sector Protection

Sector Protection command has been issued or not. The WP pin functions independently of the

software controlled protection method. After the WP pin goes low, the contents of the Sector

Protection Register cannot be modified.If a program or erase command is issued to the device

while the WP pin is asserted, the device simply ignores the command and perform no operation.

The device returns to the idle state once the CS pin has been deasserted. The Enable Sector

Protection command and the Sector Lockdown command, however, are recognized by the device

when the WP pin is asserted.The WP pin is internally pulled-high and can be left floating if

hardware controlled protection is not used. However, it is recommended that the WP pin also be

externally connected to VCC whenever possible.

Low

Input

RESET

Reset

A low state on the reset pin (RESET) terminates the operation in progress and reset the internal

state machine to an idle state. The device remains in the reset condition as long as a low level is

present on the RESET pin. Normal operation can resume once the RESET pin is brought back to

a high level.

The device incorporates an internal power-on reset circuit, so there are no restrictions on the

RESET pin during power-on sequences. If this pin and feature is not used, then it is

recommended that the RESET pin be driven high externally.

Low

Input

VCC

Device Power Supply

The VCC pin is used to supply the source voltage to the device. Operations at invalid VCC

voltages can produce spurious results and must not be attempted.

—

Power

GND

Ground

The ground reference for the power supply. GND must be connected to the system ground.

—Ground

AT45DB641E Datasheet(PDF) 8 Page - Renesas Technology Corp

AT45DB641E Datasheet(HTML) 8 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL