MSP430F147IPM.B datasheet(54/88 Pages) TI2

54 / 88 page

P4.7/TBCLK

P4IN.7

Timer_B,

TBCLK

Pad Logic

P4OUT.7

P4DIR.7

P4SEL.7

0: Input

1: Output

P4.0/TB0

P4.1/TB1

P4.2/TB2

P4.3/TB3

P4.4/TB4

P4.5/TB5

P4.6/TB6

P4IN.x

Module X IN

Pad Logic

P4OUT.x

P4DIR.x

P4SEL.x

Module X OUT

Direction Control

From Module

Bus Keeper

TBOUTH

0: Input

1: Output

P5SEL.7

Module X IN

MSP430F149, MSP430F148, MSP430F147

MSP430F1491, MSP430F1481, MSP430F1471

MSP430F135, MSP430F133

SLAS272H – JULY 2000 – REVISED MAY 2018

www.ti.com

Submit Documentation Feedback

Product Folder Links: MSP430F149 MSP430F148 MSP430F147 MSP430F1491 MSP430F1481 MSP430F1471

MSP430F135 MSP430F133

Detailed Description

(1)

Signal from Timer_B

(2)

Signal to Timer_B

6.9.4

Port P4, Input/Output With Schmitt Trigger

Figure 6-18. Port P4 (P4.0 to P4.6) Diagram

Table 6-21. Port P4 (P4.0 to P4.6) Pin Functions

PnSel.x

PnDIR.x

DIRECTION

CONTROL FROM

MODULE

PnOUT.x

MODULE X OUT

PnIN.x

MODULE X IN

P4Sel.0

P4DIR.0

P4OUT.0

Out0 signal(1)

P4IN.0

CCI0A / CCI0B(2)

P4Sel.1

P4DIR.1

P4OUT.1

Out1 signal(1)

P4IN.1

CCI1A / CCI1B(2)

P4Sel.2

P4DIR.2

P4OUT.2

Out2 signal(1)

P4IN.2

CCI2A / CCI2B(2)

P4Sel.3

P4DIR.3

P4OUT.3

Out3 signal(1)

P4IN.3

CCI3A / CCI3B(2)

P4Sel.4

P4DIR.4

P4OUT.4

Out4 signal(1)

P4IN.4

CCI4A / CCI4B(2)

P4Sel.5

P4DIR.5

P4OUT.5

Out5 signal(1)

P4IN.5

CCI5A / CCI5B(2)

P4Sel.6

P4DIR.6

P4OUT.6

Out6 signal(1)

P4IN.6

CCI6A(2)

Figure 6-19. Port P4 (P4.7) Diagram

MSP430F147IPM.B Datasheet(PDF) 54 Page - Texas Instruments

MSP430F147IPM.B Datasheet(HTML) 54 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL