Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DS72011RB120FPV Datasheet(PDF) 212 Page - Renesas Technology Corp

Part # DS72011RB120FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
PDF  1196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DS72011RB120FPV Datasheet(HTML) 212 Page - Renesas Technology Corp

Back Button DS72011RB120FPV Datasheet HTML 208Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 209Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 210Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 211Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 212Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 213Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 214Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 215Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 216Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 212 / 1196 page
background image
Section 8 Cache
Rev. 2.00 Sep. 07, 2007 Page 184 of 1164
REJ09B0321-0200
0
1
127
V U
LW0
LW1
LW2
LW3
0
1
127
LRU
23 (1 + 1 + 21) bits
128 (32
× 4) bits
6 bits
LW0 to LW3: Longword data 0 to 3
Entry 0
Entry 1
Entry 127
Tag address
Address array (ways 0 to 3)
Data array (ways 0 to 3)
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Figure 8.1 Operand Cache Structure
(1)
Address Array
The V bit indicates whether the entry data is valid. When the V bit is 1, data is valid; when 0, data
is not valid.
The U bit (only for operand cache) indicates whether the entry has been written to in write-back
mode. When the U bit is 1, the entry has been written to; when 0, it has not.
The tag address holds the physical address used in the external memory access. It is composed of
21 bits (address bits 31 to 11) used for comparison during cache searches. In this LSI, as values of
addresses in the cache valid space are from H'00000000 to H'1FFFFFFF (see section 9, Bus State
Controller (BSC)), the upper three bits of the tag address are cleared to 0.
The V and U bits are initialized to 0 by a power-on reset and in deep standby mode but not
initialized by a manual reset or in software standby mode.
The tag address is not initialized by a power-on reset or manual reset or in software standby mode.
The tag address becomes undefined after deep standby.
(2)
Data Array
Holds a 16-byte instruction or data. Entries are registered in the cache in line units (16 bytes).
The data array is not initialized by a power-on reset or manual reset or in software standby mode.
The data array becomes undefined after deep standby.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com