Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F72115D160FPV Datasheet(PDF) 797 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 797 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 793Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 794Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 795Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 796Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 797Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 798Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 799Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 800Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 801Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 797 / 1228 page
background image
Section 17 A/D Converter (ADC)
Rev. 2.00 May. 08, 2008 Page 773 of 1200
REJ09B0344-0200
17.3.1
A/D Control Register (ADCR)
ADCR is an 8-bit readable/writable register that selects A/D conversion mode and others.
Bit:
Initial value:
R/W:
7654321
0
00000000
R/W
R/W
R/W
R/W
R
R
R/W
R/W
ADST
ADCS
ACE
ADIE
-
-
TRGE EXTRG
Bit
Bit Name
Initial
Value
R/W
Description
7
ADST
0
R/W
A/D Start
When this bit is cleared to 0, A/D conversion is stopped
and the A/D converter enters the idle state. When this bit
is set to 1, A/D conversion is started. In single-cycle scan
mode, this bit is automatically cleared to 0 when A/D
conversion ends on the selected single channel. In
continuous scan mode, A/D conversion is continuously
performed for the selected channels in sequence until this
bit is cleared by software, a reset, or in software standby
mode, or module standby mode.
6
ADCS
0
R/W
A/D Continuous Scan
Selects either a single-cycle or a continuous scan in scan
mode. This bit is valid only when scan mode is selected.
0: Single-cycle scan
1: Continuous scan
When changing the operating mode, first clear the ADST
bit to 0.
5
ACE
0
R/W
Automatic Clear Enable
Enables or disables the automatic clearing of ADDR after
ADDR is read by the CPU or DMAC. When this bit is set
to 1, ADDR is automatically cleared to H'0000 after the
CPU or DMAC reads ADDR. This function allows the
detection of any renewal failures of ADDR.
0: Automatic clearing of ADDR after being read is
disabled.
1: Automatic clearing of ADDR after being read is enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com