R5F72115D160FPV datasheet(800/1228 Pages) RENESAS

Part #	R5F72115D160FPV

Description	32-Bit RISC Microcomputer SuperHTM RISC engine Family

PDF	1228 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

800 / 1228 page

Section 17 A/D Converter (ADC)

Rev. 2.00 May. 08, 2008 Page 776 of 1200

REJ09B0344-0200

17.3.2

A/D Status Register (ADSR)

ADSR is an 8-bit readable/writable register that indicates the status of the A/D converter.

Bit:

Initial value:

R/W:

7654321

00000000

R/(W)*

Note:

Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

Do not overwrite this bit with 0 when the value of this bit is 0.

-------

ADF

Bit

Bit Name

Initial

Value

R/W

Description

7 to 1

⎯

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

ADF

R/(W)*

A/D End Flag

A status flag that indicates the completion of A/D

conversion.

[Setting condition]

• When A/D conversion on all specified channels is

completed in scan mode

[Clearing conditions]

• When 0 is written after reading ADF = 1

• When the DMAC is activated by an ADI interrupt and

ADDR is read

R5F72115D160FPV Datasheet(PDF) 800 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 800 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL