| Electronic Components Datasheet Search |
|
R5F72115D160FPV Datasheet(PDF) 804 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F72115D160FPV Datasheet(HTML) 804 Page - Renesas Technology Corp |
|
804 / 1228 page ![]() Section 17 A/D Converter (ADC) Rev. 2.00 May. 08, 2008 Page 780 of 1200 REJ09B0344-0200 17.3.5 A/D Data Registers 0 to 7 (ADDR0 to ADDR7) ADDRs are 16-bit read-only registers. The conversion result for each analog input channel is stored in ADDR with the corresponding number. (See table 17.4.) The converted 12-bit data is stored in bits 11 to 0. The initial value of ADDR is H'0000. After ADDR is read, ADDR can be automatically cleared to H'0000 by setting the ACE bit in ADCR to 1. Bit: Initial value: R/W: 15 14 13 12 11 10 987654321 0 0000000000000000 RRRRRRRRRRRRRRRR - - - - ADD[11:0] Bit Bit Name Initial Value R/W Description 15 to 12 ⎯ All 0 R Reserved 11 to 0 ADD[11:0] All 0 R 12-bit data Table 17.4 Correspondence between Analog Channels and Registers (ADDR0 to ADDR7) Analog Input Channels A/D Data Registers AN0 ADDR0 AN1 ADDR1 AN2 ADDR2 AN3 ADDR3 AN4 ADDR4 AN5 ADDR5 AN6 ADDR6 AN7 ADDR7 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |