Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

R5F72115D160FPV Datasheet(PDF) 806 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 806 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 802Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 803Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 804Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 805Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 806Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 807Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 808Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 809Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 810Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 806 / 1228 page
background image
Section 17 A/D Converter (ADC)
Rev. 2.00 May. 08, 2008 Page 782 of 1200
REJ09B0344-0200
5. When A/D conversion ends on all specified channels (AN0 to AN3), the ADF bit is set to 1,
the ADST bit is automatically cleared to 0, and the A/D conversion ends. At this time, if the
ADIE bit is set to 1, an ADI interrupt is generated after the A/D conversion.
ADST
ADF
S
AN0
AN1
AN2
AN3
ADDR0
ADDR1
ADDR2
ADDR3
S
H
S
H
OFC
H
OFC
H
OFC
H
OFC
Waiting for
conversion
Waiting for conversion
A/D
conversion
A/D conversion result (AN0)
A/D conversion result (AN1)
A/D conversion result (AN2)
[Legend]
ADST set
ADST automatically cleared
ADF cleared
Waiting for
conversion
A/D
conversion
Waiting for
conversion
A/D
conversion
Waiting for
conversion
Waiting for conversion
Waiting for conversion
A/D
conversion
A/D conversion result (AN3)
Waiting for conversion
Waiting for conversion
A/D conversion execution
Simultaneous sampling
Simultaneous sampling
Simultaneous sampling
OFC:
S:
H:
Offset canceling processing
Sampling
Holding
Figure 17.2 Example of A/D_0 Converter Operation (Single-Cycle Scan Mode)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com