Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

R5F72115D160FPV Datasheet(PDF) 942 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 942 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 938Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 939Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 940Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 941Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 942Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 943Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 944Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 945Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 946Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 942 / 1228 page
background image
Section 21 Flash Memory
Rev. 2.00 May. 08, 2008 Page 918 of 1200
REJ09B0344-0200
(4.2) Flash Pass/Fail Result Parameter (FPFR: General Register R0 of CPU)
This parameter returns the value of the erasing processing result.
Bit:
Initial value:
R/W:
Bit:
Initial value:
R/W:
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
987654321
0
----------------
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
----------------
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
----------------
---------
MD
EE
FK
EB
--
SF
Bit
Bit Name
Initial
Value
R/W
Description
31 to 7
⎯
Undefined
R/W
Unused
Return 0.
6
MD
Undefined
R/W
Erasure Mode Related Setting Error Detect
Returns the check result of whether the signal input to
the FWE pin is high and whether the error protection
state is not entered.
When a low-level signal is input to the FWE pin or the
error protection state is entered, 1 is written to this bit.
The input level to the FWE pin and the error protection
state can be confirmed with the FWE bit (bit 7) and the
FLER bit (bit 4) in FCCS, respectively. For conditions to
enter the error protection state, see section 21.6.3,
Error Protection.
0: FWE and FLER settings are normal (FWE = 1, FLER
= 0)
1: FWE = 0 or FLER = 1, and erasure cannot be
performed



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com