Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F72115D160FPV Datasheet(PDF) 950 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 950 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 946Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 947Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 948Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 949Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 950Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 951Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 952Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 953Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 954Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 950 / 1228 page
background image
Section 21 Flash Memory
Rev. 2.00 May. 08, 2008 Page 926 of 1200
REJ09B0344-0200
(2)
Programming Procedure in User Program Mode
The procedures for download, initialization, and programming are shown in figure 21.11.
Select on-chip program
to be downloaded and
set download destination
by FTDAR
Set FKEY to H'A5
Set internal clock ratio by
frequency control register
(FRQCR) to 4: 4: 4
After clearing VBR,
set SCO to 1 and
execute download
DPFR=0?
Yes
No
Download error processing
Set the FPEFEQ and
FUBRA parameters
Initialization
JSR FTDAR setting+32
Yes
End programming
procedure program
FPFR=0?
No
Initialization error processing
Clear FKEY to 0
Set parameter to R4 and
R5 (FMPAR and FMPDR)
Programming
JSR FTDAR setting+16
Yes
FPFR=0?
No
Clear FKEY and
programming
error processing
Yes
Required data
programming is
completed?
No
Set FKEY to H'5A
Clear FKEY to 0
(2.1)
(2.2)
(2.4)
(2.5)
(2.6)
(2.7)
(2.8)
(2.9)
(2.10)
(2.11)
(2.12)
(2.13)
(2.14)
1
1
(2.3)
Start programming
procedure program
Figure 21.11 Programming Procedure
The details of the programming procedure are described below. The procedure program must be
executed in an area other than the flash memory to be programmed. Especially the part where the
SCO bit in FCCS is set to 1 for downloading must be executed in the on-chip RAM. Specify 4:4:4
as the frequency division ratios of an internal clock (I
φ), a bus clock (Bφ), and a peripheral clock
(P
φ) through the frequency control register (FRQCR).
The area that can be executed in the steps of the user procedure program (on-chip RAM, user
MAT, and external space) is shown in section 21.8.2, Areas for Storage of the Procedural Program
and Data for Programming.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com