HD64F3664FP datasheet(84/444 Pages) RENESAS

84 / 444 page

Section 3 Exception Handling

Rev. 6.00 Mar. 24, 2006 Page 56 of 412

REJ09B0142-0600

3.2.4

Interrupt Flag Register 1 (IRR1)

IRR1 is a status flag register for direct transition interrupts, timer A overflow interrupts, and

IRQ3

IRQ0 interrupt requests.

Bit

Bit Name

Initial

Value

R/W

Description

IRRDT

R/W

Direct Transfer Interrupt Request Flag

[Setting condition]

When a direct transfer is made by executing a SLEEP

instruction while DTON in SYSCR2 is set to 1.

[Clearing condition]

When IRRDT is cleared by writing 0

IRRTA

R/W

Timer A Interrupt Request Flag

[Setting condition]

When the timer A counter value overflows

[Clearing condition]

When IRRTA is cleared by writing 0



Reserved

These bits are always read as 1.

IRRI3

R/W

IRQ3 Interrupt Request Flag

[Setting condition]

When

IRQ3 pin is designated for interrupt input and

the designated signal edge is detected.

[Clearing condition]

When IRRI3 is cleared by writing 0

IRRI2

R/W

IRQ2 Interrupt Request Flag

[Setting condition]

When

IRQ2 pin is designated for interrupt input and

the designated signal edge is detected.

[Clearing condition]

When IRRI2 is cleared by writing 0

IRRI1

R/W

IRQ1 Interrupt Request Flag

[Setting condition]

When

IRQ1 pin is designated for interrupt input and

the designated signal edge is detected.

[Clearing condition]

When IRRI1 is cleared by writing 0

HD64F3664FP Datasheet(PDF) 84 Page - Renesas Technology Corp

HD64F3664FP Datasheet(HTML) 84 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL