HD64F3664FP datasheet(97/444 Pages) RENESAS

97 / 444 page

Section 4 Address Break

Rev. 6.00 Mar. 24, 2006 Page 69 of 412

REJ09B0142-0600

Bit

Bit Name

Initial

Value

R/W

Description

DCMP1

DCMP0

R/W

Data Compare Condition Select 1 and 0

These bits set the comparison condition between the

data set in BDR and the internal data bus.

00: No data comparison

01: Compares lower 8-bit data between BDRL and data

bus

10: Compares upper 8-bit data between BDRH and

data bus

11: Compares 16-bit data between BDR and data bus

[Legend]

X: Don't care.

When an address break is set in the data read cycle or data write cycle, the data bus used will

depend on the combination of the byte/word access and address. Table 4.1 shows the access and

data bus used. When an I/O register space with an 8-bit data bus width is accessed in word size, a

byte access is generated twice. For details on data widths of each register, see section 19.1,

Table 4.1

Access and Data Bus Used

Word Access

Byte Access

Even Address

Odd Address

Even Address

Odd Address

ROM space

Upper 8 bits

Lower 8 bits

Upper 8 bits

RAM space

Upper 8 bits

Lower 8 bits

Upper 8 bits

I/O register with 8-bit

data bus width

Upper 8 bits

I/O register with 16-

bit data bus width

Upper 8 bits

Lower 8 bits

—

HD64F3664FP Datasheet(PDF) 97 Page - Renesas Technology Corp

HD64F3664FP Datasheet(HTML) 97 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL