HD64F3664FP datasheet(96/444 Pages) RENESAS

96 / 444 page

Section 4 Address Break

Rev. 6.00 Mar. 24, 2006 Page 68 of 412

REJ09B0142-0600

4.1

Address break has the following registers.

• Address break control register (ABRKCR)

• Address break status register (ABRKSR)

• Break address register (BARH, BARL)

• Break data register (BDRH, BDRL)

4.1.1

Address Break Control Register (ABRKCR)

ABRKCR sets address break conditions.

Bit

Bit Name

Initial

Value

R/W

Description

RTINTE

R/W

RTE Interrupt Enable

When this bit is 0, the interrupt immediately after

executing RTE is masked and then one instruction must

be executed. When this bit is 1, the interrupt is not

masked.

CSEL1

CSEL0

R/W

Condition Select 1 and 0

These bits set address break conditions.

00: Instruction execution cycle

01: CPU data read cycle

10: CPU data write cycle

11: CPU data read/write cycle

ACMP2

ACMP1

ACMP0

R/W

Address Compare Condition Select 2 to 0

These bits comparison condition between the address

set in BAR and the internal address bus.

000: Compares 16-bit addresses

001: Compares upper 12-bit addresses

010: Compares upper 8-bit addresses

011: Compares upper 4-bit addresses

1XX: Reserved (setting prohibited)

HD64F3664FP Datasheet(PDF) 96 Page - Renesas Technology Corp

HD64F3664FP Datasheet(HTML) 96 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL