Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3021 Datasheet(PDF) 431 Page - Renesas Technology Corp

Part # H8/3021
Description  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3021 Datasheet(HTML) 431 Page - Renesas Technology Corp

Back Button H8/3021 Datasheet HTML 427Page - Renesas Technology Corp H8/3021 Datasheet HTML 428Page - Renesas Technology Corp H8/3021 Datasheet HTML 429Page - Renesas Technology Corp H8/3021 Datasheet HTML 430Page - Renesas Technology Corp H8/3021 Datasheet HTML 431Page - Renesas Technology Corp H8/3021 Datasheet HTML 432Page - Renesas Technology Corp H8/3021 Datasheet HTML 433Page - Renesas Technology Corp H8/3021 Datasheet HTML 434Page - Renesas Technology Corp H8/3021 Datasheet HTML 435Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 431 / 712 page
background image
12. Smart Card Interface
Rev.2.00 Mar. 22, 2007 Page 407 of 684
REJ09B0352-0200
SCMR Setting:
The SDIR bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the
inverse convention type.
The SINV bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the
inverse convention type.
The SMIF bit is set to 1 in the case of the Smart Card interface.
Examples of register settings and the waveform of the start character are shown below for the two
types of IC card (direct convention and inverse convention).
• Direct convention (SDIR = SINV = O/E = 0)
Ds
D0
D1
D2
D3
D4
D5
D6
D7
Dp
AZ
ZAZ
Z
Z
A
A
Z
(Z)
(Z)
State
With the direct convention type, the logic 1 level corresponds to state Z and the logic 0 level to
state A, and transfer is performed in LSB-first order. The start character data above is H'3B.
The parity bit is 1 since even parity is stipulated for the Smart Card.
• Inverse convention (SDIR = SINV = O/E = 1)
Ds
D7
D6
D5
D4
D3
D2
D1
D0
Dp
A
Z
Z
AAAAAA
Z
(Z)
(Z)
State
With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level
to state Z, and transfer is performed in MSB-first order. The start character data above is H'3F.
The parity bit is 0, corresponding to state Z, since even parity is stipulated for the Smart Card.
With the H8/3022 Group, inversion specified by the SINV bit applies only to the data bits, D7
to D0. For parity bit inversion, the O/
E bit in SMR is set to odd parity mode (the same applies
to both transmission and reception).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com