Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3021 Datasheet(PDF) 441 Page - Renesas Technology Corp

Part # H8/3021
Description  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3021 Datasheet(HTML) 441 Page - Renesas Technology Corp

Back Button H8/3021 Datasheet HTML 437Page - Renesas Technology Corp H8/3021 Datasheet HTML 438Page - Renesas Technology Corp H8/3021 Datasheet HTML 439Page - Renesas Technology Corp H8/3021 Datasheet HTML 440Page - Renesas Technology Corp H8/3021 Datasheet HTML 441Page - Renesas Technology Corp H8/3021 Datasheet HTML 442Page - Renesas Technology Corp H8/3021 Datasheet HTML 443Page - Renesas Technology Corp H8/3021 Datasheet HTML 444Page - Renesas Technology Corp H8/3021 Datasheet HTML 445Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 441 / 712 page
background image
12. Smart Card Interface
Rev.2.00 Mar. 22, 2007 Page 417 of 684
REJ09B0352-0200
Thus the reception margin in smart card interface mode is given by the following formula.
1
⎥ D – 0.5⎥
M =
⎥ (0.5 –
2N
) – (L – 0.5) F –
N
(1 + F)
⎥ × 100%
Where
M: Reception margin (
%)
N: Ratio of bit rate to clock (N = 372)
D: Clock duty (D = 0 to 1.0)
L: Frame length (L = 10)
F: Absolute value of clock frequency deviation
Assuming values of F = 0 and D = 0.5 in the above formula, the reception margin formula is as
follows.
When
D = 0.5 and F = 0,
M = (0.5 – 1/2
× 372) × 100%
= 49.866
%
Retransfer Operations: Retransfer operations are performed by the SCI in receive mode and
transmit mode as described below.
• Retransfer operation when SCI is in receive mode
Figure 12.8 illustrates the retransfer operation when the SCI is in receive mode.
[1] If an error is found when the received parity bit is checked, the PER bit in SSR is
automatically set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrupt request is
generated. The PER bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
[2] The RDRF bit in SSR is not set for a frame in which an error has occurred.
[3] If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1.
[4] If no error is found when the received parity bit is checked, the receive operation is judged to
have been completed normally, and the RDRF flag in SSR is automatically set to 1. If the RIE
bit in SCR is enabled at this time, an RXI interrupt request is generated.
[5] When a normal frame is received, the pin retains the high-impedance state at the timing for
error signal transmission.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com