Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3021 Datasheet(PDF) 452 Page - Renesas Technology Corp

Part # H8/3021
Description  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3021 Datasheet(HTML) 452 Page - Renesas Technology Corp

Back Button H8/3021 Datasheet HTML 448Page - Renesas Technology Corp H8/3021 Datasheet HTML 449Page - Renesas Technology Corp H8/3021 Datasheet HTML 450Page - Renesas Technology Corp H8/3021 Datasheet HTML 451Page - Renesas Technology Corp H8/3021 Datasheet HTML 452Page - Renesas Technology Corp H8/3021 Datasheet HTML 453Page - Renesas Technology Corp H8/3021 Datasheet HTML 454Page - Renesas Technology Corp H8/3021 Datasheet HTML 455Page - Renesas Technology Corp H8/3021 Datasheet HTML 456Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 452 / 712 page
background image
13. A/D Converter
Rev.2.00 Mar. 22, 2007 Page 428 of 684
REJ09B0352-0200
13.3
CPU Interface
ADDRA to ADDRD are 16-bit registers, but they are connected to the CPU by an 8-bit data bus.
Therefore, although the upper byte can be be accessed directly by the CPU, the lower byte is read
through an 8-bit temporary register (TEMP).
An A/D data register is read as follows. When the upper byte is read, the upper-byte value is
transferred directly to the CPU and the lower-byte value is transferred into TEMP. Next, when the
lower byte is read, the TEMP contents are transferred to the CPU.
When reading an A/D data register, always read the upper byte before the lower byte. It is possible
to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.
Figure 13.2 shows the data flow for access to an A/D data register.
Upper-byte read
Bus interface
Module data bus
CPU
(H'AA)
ADDRnH
(H'AA)
ADDRnL
(H'40)
Lower-byte read
Bus interface
Module data bus
CPU
(H'40)
ADDRnH
(H'AA)
ADDRnL
(H'40)
TEMP
(H'40)
TEMP
(H'40)
(n = A to D)
(n = A to D)
Figure 13.2 A/D Data Register Access Operation (Reading H'AA40)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com