H8SLASH3021 datasheet(162/712 Pages) RENESAS

162 / 712 page

7. I/O Ports

Rev.2.00 Mar. 22, 2007 Page 138 of 684

REJ09B0352-0200

7.3.2

Table 7.3 summarizes the registers of port 2.

Table 7.3

Port 2 Registers

Initial Value

Address*

Name

Abbreviation

R/W

Modes 1 and 3

Modes 5 to 7

H'FFC1

Port 2 data

direction register

P2DDR

H'FF

H'00

H'FFC3

Port 2 data

P2DR

R/W

H'00

H'FFD8

Port 2 input pull-

up control register

P2PCR

R/W

H'00

Note:

Lower 16 bits of the address.

Port 2 Data Direction Register (P2DDR): P2DDR is an 8-bit write-only register that can select

input or output for each pin in port 2.

Bit

Modes

1 and 3

Initial value

Read/Write

Initial value

Read/Write

Modes

5 to 7

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

Port 2 data direction 7 to 0

These bits select input or

output for port 2 pins

P2DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode

it retains its previous setting. If a P2DDR bit is set to 1, the corresponding pin maintains its output

state in software standby mode.

H8/3021 Datasheet(PDF) 162 Page - Renesas Technology Corp

H8/3021 Datasheet(HTML) 162 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL