| Electronic Components Datasheet Search |
|
H8/3028F Datasheet(PDF) 421 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3028F Datasheet(HTML) 421 Page - Renesas Technology Corp |
|
421 / 923 page ![]() Rev. 2.00, 09/03, page 391 of 890 10.4 Operation 10.4.1 8TCNT Count Timing 8TCNT is incremented by input clock pulses (either internal or external). Internal Clock: Three different internal clock signals ( φ/8, φ/64, or φ/8192) divided from the system clock ( φ) can be selected, by setting bits CKS2 to CKS0 in 8TCR. Figure 10.8 shows the count timing. φ 8TCNT N–1N N+1 Internal clock 8TCNT input clock Note: Even if the same internal clock is selected for the 16-bit timer and the 8-bit timer, the same operation will not be performed since the incrementing edge is different in each case. Figure 10.8 Count Timing for Internal Clock Input External Clock: Three incrementation methods can be selected by setting bits CKS2 to CKS0 in 8TCR: on the rising edge, the falling edge, and both rising and falling edges. The pulse width of the external clock signal must be at least 1.5 system clocks when a single edge is selected, and at least 2.5 system clocks when both edges are selected. Shorter pulses will not be counted correctly. Figure 10.9 shows the timing for incrementation on both edges of the external clock signal. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |