H8SLASH3002 datasheet(120/700 Pages) RENESAS

120 / 700 page

6.1.3 Input/Output Pins

Table 6-1 summarizes the bus controller’s input/output pins.

Table 6-1 Bus Controller Pins

Name

Abbreviation

I/O

Function

Chip select 0 to 3

CS0 to CS3

Output

Strobe signals selecting areas 0 to 3

Address strobe

Output

Strobe signal indicating valid address output on the

address bus

Read

Output

Strobe signal indicating reading from the external

address space

High write

HWR

Output

Strobe signal indicating writing to the external

address space, with valid data on the upper data

bus (D15 to D8)

Low write

LWR

Output

Strobe signal indicating writing to the external

address space, with valid data on the lower data

bus (D7 to D0)

Wait

WAIT

Input

Wait request signal for access to external three-

state-access areas

Bus request

BREQ

Input

Request signal for releasing the bus to an external

device

Bus acknowledge

BACK

Output

Acknowledge signal indicating the bus is released

to an external device

6.1.4 Register Configuration

Table 6-2 summarizes the bus controller’s registers.

Table 6-2 Bus Controller Registers

Initial Value

Address*

Name

R/W

Modes 1 & 3 Modes 2 & 4

H'FFEC

Bus width control register

ABWCR

R/W

H'FF

H'00

H'FFED

Access state control register

ASTCR

R/W

H'FF

H'FFEE

Wait control register

WCR

R/W

H'F3

H'FFEF

Wait state controller enable register

WCER

R/W

H'FF

H'FFF3

Bus release control register

BRCR

R/W

H'FE

Note: * Lower 16 bits of the address.

Abbrevi-

ation

105

H8/3002 Datasheet(PDF) 120 Page - Renesas Technology Corp

H8/3002 Datasheet(HTML) 120 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL