 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
H8/3002 Datasheet(PDF) 303 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3002 Datasheet(HTML) 303 Page - Renesas Technology Corp |
|
|
303 / 700 page  10.2 Register Descriptions 10.2.1 Timer Start Register (TSTR) TSTR is an 8-bit readable/writable register that starts and stops the timer counter (TCNT) in channels 0 to 4. TSTR is initialized to H'E0 by a reset and in standby mode. Bits 7 to 5—Reserved: These bits cannot be modified and are always read as 1. Bit 4—Counter Start 4 (STR4): Starts and stops timer counter 4 (TCNT4). Bit 4 STR4 Description 0 TCNT4 is halted (Initial value) 1 TCNT4 is counting Bit 3—Counter Start 3 (STR3): Starts and stops timer counter 3 (TCNT3). Bit 3 STR3 Description 0 TCNT3 is halted (Initial value) 1 TCNT3 is counting Bit 2—Counter Start 2 (STR2): Starts and stops timer counter 2 (TCNT2). Bit 2 STR2 Description 0 TCNT2 is halted (Initial value) 1 TCNT2 is counting Bit Initial value Read/Write 7 — 1 — 6 — 1 — 5 — 1 — 4 STR4 0 R/W 3 STR3 0 R/W 2 STR2 0 R/W 1 STR1 0 R/W 0 STR0 0 R/W Reserved bits Counter start 4 to 0 These bits start and stop TCNT4 to TCNT0 289 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
