
T108 Release
Copyright by Terawins, Inc.
39
[4]
R/W
PD0 (R)
1: Power down
0: Power up
[3:1]
R/W
Reserved
[0]
RO
Reserved
3.1.11
ADC Polarity Control
Address Offset:
10h
Access:
Read/Write
Default Value:
E8h
Size:
8 bits
Bit
Access
Symbol
Description
[7]
RO/WO
HSi_Polarity / HSi_Inv_ When Read: get input HSync polarity
When writing, to invert (0) or non-invert (1) input HSync
[6]
RO/WO
VSi_Polarity / VSi_Inv_ When Read: get input VSync polarity
When writing, to invert (0) or non-invert (1) input VSync
[5]
R/W
SOY_Inv_
For invert (0) or non-invert (1) input SOY
[4]
R/W
Auto_Polarity
Set to 1 for enabling auto-adjusting HSync/VSync polarity.
[3]
R/W
Clamp_Polarity
Set to 1 for controlling Clamp positive polarity.
[2]
R/W
Clamp_Sel_GfbHS
Set to 1 to use PLL feedback HSync as clamp reference
[1]
R/W
Clamp_Leading
Set to 1 to use leading edge of HSync as clamp reference point.
[0]
R/W
Clamp_Sel_RGB
Clamp control by: 1: RGB/SOY logic, 0: VD logic.
3.1.12
YPbPr Clamping Control Register
Address Offset:
11h
Access:
Read/Write
Default Value:
98h
Size:
8 bits
Bit
Access
Symbol
Description
[7:5]
R/W
SOY_Threshold
Voltage threshold for SOY slicing
[4:3]
R/W
SOY_Discharge
SOY Discharge option
[2]
R/W
BSCALE
ADC Channel 2 Clamping Mode
0: Clamp to Ground; 1: Clamp to mid-scale
[1]
R/W
GSCALE
ADC Channel 1 Clamping Mode
0: Clamp to Ground; 1: Clamp to mid-scale
[0]
R/W
RSCALE
ADC Channel 0 Clamping Mode
0: Clamp to Ground; 1: Clamp to mid-scale
3.1.13
SOY Slice Control
Address Offset:
12h
Access:
Read/Write
Default Value:
06h
Size:
8 bits
Bit
Access
Symbol
Description
[7]
RO/WO Done_ / En_Slicer_Status When read: get flag of Slicer status ready or not
When write, to enable monitoring Slicer status
[6:5]
RO
Slicer_Status
0:Slicer always low, 1: always high, 2: almost low, 3: almost high
[4]
R/W
Reserved
[3:2]
R/W
SOY_ClampPlacement SOY Clamp Placement
[1:0]
R/W
SOY_ClampDuration
SOY Clamp Duration.
《液 晶 之 家》 www.fpdclub.net