| Electronic Components Datasheet Search |
|
dsPIC33FJ32GS608 Datasheet(PDF) 408 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
dsPIC33FJ32GS608 Datasheet(HTML) 408 Page - Microchip Technology |
|
408 / 416 page ![]() dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 DS70591B-page 408 Preliminary 2009 Microchip Technology Inc. CiFMSKSEL1 register ............................................... 295 CiFMSKSEL2 register ............................................... 296 CiINTE register ......................................................... 288 CiINTF register.......................................................... 287 CiRXFnEID register .................................................. 295 CiRXFnSID register .................................................. 294 CiRXFUL1 register.................................................... 298 CiRXFUL2 register.................................................... 298 CiRXMnEID register.................................................. 297 CiRXMnSID register.................................................. 297 CiRXOVF1 register ................................................... 299 CiRXOVF2 register ................................................... 299 CiTRmnCON register................................................ 300 CiVEC register .......................................................... 284 Frame Types............................................................. 279 Modes of Operation .................................................. 281 Overview ................................................................... 279 ECAN Registers Acceptance Filter Enable Register (CiFEN1)............ 291 Acceptance Filter Extended Identifier Register n (CiRXFnEID).................................... 295 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)................................... 297 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID)................................... 297 Acceptance Filter Standard Identifier Register n (CiRXFnSID).................................... 294 Baud Rate Configuration Register 1 (CiCFG1) ......... 289 Baud Rate Configuration Register 2 (CiCFG2) ......... 290 Control Register 1 (CiCTRL1) ................................... 282 Control Register 2 (CiCTRL2) ................................... 283 FIFO Control Register (CiFCTRL) ............................ 285 FIFO Status Register (CiFIFO) ................................. 286 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) ....... 291 Filter 12-15 Buffer Pointer Register (CiBUFPNT4).................................................... 293 Filter 15-8 Mask Selection Register (CiFMSKSEL2) ................................................. 296 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) ....... 292 Filter 7-0 Mask Selection Register (CiFMSKSEL1) ................................................. 295 Filter 8-11 Buffer Pointer Register (CiBUFPNT3).................................................... 292 Interrupt Code Register (CiVEC) .............................. 284 Interrupt Enable Register (CiINTE) ........................... 288 Interrupt Flag Register (CiINTF) ............................... 287 Receive Buffer Full Register 1 (CiRXFUL1).............. 298 Receive Buffer Full Register 2 (CiRXFUL2).............. 298 Receive Buffer Overflow Register 2 (CiRXOVF2)..... 299 Receive Overflow Register (CiRXOVF1) .................. 299 ECAN Transmit/Receive Error Count Register (CiEC) ..... 289 ECAN TX/RX Buffer m Control Register (CiTRmnCON) .......................................................... 300 Electrical Characteristics................................................... 353 AC Characteristics and Timing Parameters .............. 362 BOR .......................................................................... 360 Enhanced CAN Module..................................................... 279 Equations Device Operating Frequency .................................... 189 FOSC Calculation....................................................... 190 XT with PLL Mode Example...................................... 190 Errata .................................................................................. 18 F Fail-Safe Clock Monitor (FSCM)....................................... 198 Flash Program Memory .................................................... 109 Control Registers ...................................................... 110 Operations ................................................................ 110 Programming Algorithm ............................................ 113 RTSP Operation ....................................................... 110 Table Instructions ..................................................... 109 Flexible Configuration ....................................................... 333 H High-Speed Analog Comparator....................................... 329 High-Speed PWM ............................................................. 225 I I/O Ports............................................................................ 209 Parallel I/O (PIO) ...................................................... 209 Write/Read Timing .................................................... 210 I2C Operating Modes ...................................................... 265 Registers .................................................................. 265 In-Circuit Debugger........................................................... 338 In-Circuit Emulation .......................................................... 333 In-Circuit Serial Programming (ICSP)....................... 333, 338 Input Capture .................................................................... 219 Registers .................................................................. 220 Input Change Notification ................................................. 210 Instruction Addressing Modes .......................................... 100 File Register Instructions .......................................... 100 Fundamental Modes Supported ............................... 101 MAC Instructions ...................................................... 101 MCU Instructions ...................................................... 100 Move and Accumulator Instructions.......................... 101 Other Instructions ..................................................... 101 Instruction Set Overview................................................................... 344 Summary .................................................................. 341 Instruction-Based Power-Saving Modes........................... 199 Idle ............................................................................ 200 Sleep ........................................................................ 199 Interfacing Program and Data Memory Spaces................ 105 Internal RC Oscillator Use with WDT........................................................... 337 Internet Address ............................................................... 413 Interrupt Control and Status Registers ............................. 127 IECx .......................................................................... 127 IFSx .......................................................................... 127 INTCON1 .................................................................. 127 INTCON2 .................................................................. 127 INTTREG .................................................................. 127 IPCx .......................................................................... 127 Interrupt Setup Procedures............................................... 176 Initialization............................................................... 176 Interrupt Disable ....................................................... 176 Interrupt Service Routine.......................................... 176 Trap Service Routine................................................ 176 Interrupt Vector Table (IVT) .............................................. 123 Interrupts Coincident with Power Save Instructions ......... 200 J JTAG Boundary Scan Interface ........................................ 333 JTAG Interface.................................................................. 338 L Leading-Edge Blanking (LEB) .......................................... 225 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |