| Electronic Components Datasheet Search |
|
MPC5673F Datasheet(PDF) 42 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5673F Datasheet(HTML) 42 Page - Freescale Semiconductor, Inc |
|
42 / 132 page ![]() MPC5674F Microcontroller Data Sheet, Rev. 6 Electrical Characteristics Freescale Semiconductor 42 Table 27 shows the Platform Flash Configuration Register 1 (PFCPR1) settings versus frequency of operation. Refer to the device reference manual for definitions of these bit fields. 3 The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed. 4 Actual hardware programming times. This does not include software overhead. 5 Page size is 128 bits (4 words). Table 26. Flash EEPROM Module Life Spec Characteristic Symbol Min Typical1 1 Typical endurance is evaluated at 25 °C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of Typical Endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory. Unit 1 Number of Program/Erase cycles per block for 16 KB and 64 KB blocks over the operating temperature range (TJ) P/E 100,000 — cycles 2 Number of Program/Erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range (TJ) P/E 1,000 100,000 cycles 3 Minimum Data Retention at 25 °C ambient temperature2 Blocks with 0–1,000 P/E cycles Blocks with 1,001–10,000 P/E cycles Blocks with 10,001–100,000 P/E cycles 2 Ambient temperature averaged over duration of application, not to exceed product operating temperature range. Retention 20 10 1–5 — years Table 27. PFCPR1 Settings vs. Frequency of Operation1 1 Illegal combinations exist. Use entries from the same row in this table. Spec Clock Mode Maximum Frequency2 (MHz) 2 This is the nominal maximum frequency of operation: platform runs at f sys/2 in Enhanced Mode . APC = RWSC WWSC DPFEN3 3 For maximum flash performance, set to 0b1. IPFEN3 PFLIM4 4 For maximum flash performance, set to 0b10. BFEN5 Core fsys Platform fplatf 1 Enhanced 264 MHz6 132 MHz6 0b1007 0b01 0b0 0b1 0b0 0b1 0b00 0b01 0b1x 0b0 0b1 2 Enhanced/ Full 200 MHz 100 MHz 0b0107 0b01 0b0 0b1 0b0 0b1 0b00 0b01 0b1x 0b0 0b1 3 Enhanced/ Full 180 MHz 90 MHz 0b0107 0b01 0b0 0b1 0b0 0b1 0b00 0b01 0b1x 0b0 0b1 4 Legacy 132 MHz 132 MHz 0b0117 0b01 0b0 0b1 0b0 0b1 0b00 0b01 0b1x 0b0 0b1 Default setting after reset: 0b111 0b11 0b00 0b00 0b00 0b0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |