Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPC5673F Datasheet(PDF) 54 Page - Freescale Semiconductor, Inc

Part # MPC5673F
Description  MPC5674F Microcontroller Data Sheet
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5673F Datasheet(HTML) 54 Page - Freescale Semiconductor, Inc

Back Button MPC5673F Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 58Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 132 page
background image
MPC5674F Microcontroller Data Sheet, Rev. 6
Electrical Characteristics
Freescale Semiconductor
54
4.12.5
External Bus Interface (EBI) Timing
Table 36. Bus Operation Timing 1
Spec
Characteristic
Symbol
66 MHz (Ext. Bus Freq)2 3
Unit
Notes
Min
Max
1
D_CLKOUT Period
tC
15.2
—
ns
Signals are measured at 50% VDDE.
2
D_CLKOUT Duty Cycle
tCDC
45%
55%
tC
3
D_CLKOUT Rise Time
tCRT
——4
ns
4D_CLKOUT Fall Time
tCFT
——4
ns
5
D_CLKOUT Posedge to Output
Signal Invalid or High Z (Hold Time)
D_ADD[9:30]
D_BDIP
D_CS[0:3]
D_DAT[0:15]
D_OE
D_RD_WR
D_TA
D_TS
D_WE[0:3]/D_BE[0:3]
tCOH
1.0/1.5
—
ns
Hold time selectable via
SIU_ECCR[EBTS] bit:
EBTS = 0: 1.0 ns
EBTS = 1: 1.5 ns
6
D_CLKOUT Posedge to Output
Signal Valid (Output Delay)
D_ADD[9:30]
D_BDIP
D_CS[0:3]
D_DAT[0:15]
D_OE
D_RD_WR
D_TA
D_TS
D_WE[0:3]/D_BE[0:3]
tCOV
—
7.0/7.5
ns
Output valid time selectable via
SIU_ECCR[EBTS] bit:
EBTS = 0: 7.0 ns
EBTS = 1: 7.5 ns
7
Input Signal Valid to D_CLKOUT
Posedge (Setup Time)
D_ADD[9:30]
D_DAT[0:15]
D_RD_WR
D_TA
D_TS
tCIS
5.0/4.5
—
ns
Input setup time selectable via
SIU_ECCR[EBTS] bit:
EBTS = 0; 5.0ns
EBTS = 1; 4.5ns
8
D_CLKOUT Posedge to Input
Signal Invalid (Hold Time)
D_ADD[9:30]
D_DAT[0:15]
D_RD_WR
D_TA
D_TS
tCIH
1.0
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com