Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CY8C20121 Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY8C20121
Description  CapSense Express ??One Button and Two Button Capacitive Controllers
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY8C20121 Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY8C20121 Datasheet HTML 3Page - Cypress Semiconductor CY8C20121 Datasheet HTML 4Page - Cypress Semiconductor CY8C20121 Datasheet HTML 5Page - Cypress Semiconductor CY8C20121 Datasheet HTML 6Page - Cypress Semiconductor CY8C20121 Datasheet HTML 7Page - Cypress Semiconductor CY8C20121 Datasheet HTML 8Page - Cypress Semiconductor CY8C20121 Datasheet HTML 9Page - Cypress Semiconductor CY8C20121 Datasheet HTML 10Page - Cypress Semiconductor CY8C20121 Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 43 page
background image
CY8C20111, CY8C20121
Document Number: 001-53516 Rev. *G
Page 7 of 43
7.2 I2C Clock Stretching
“Clock stretching” or “bus stalling” in I2C communication protocol
is a state in which the slave holds the SCL line low to indicate
that it is busy. In this condition, the master is expected to wait
until the SCL is released by the slave.
When an I2C master communicates with the CapSense Express
device, the CapSense Express stalls the I2C bus after the
reception of each byte (that is, just before the ACK/NAK bit) until
processing of the byte is complete and critical internal functions
are executed. Use a fully I2C compliant master to communicate
with the CapSense Express device.
An I2C master which does not support clock stretching (a bit
banged software I2C Master) must wait for a specific amount of
time specified (as shown in the section Format for Register Write
and Read) for each register write and read operation before the
next bit is transmitted. It is mandatory to check the SCL status (it
should be high) before I2C master initiates any data transfer with
CapSense Express. If the master fails to do so and continues to
communicate, the communication is erroneous.
The following diagrams represent the ACK time delays shown in
the Register Map on page 7.
Figure 3. Write ACK Time Representation
Figure 4. Read ACK Time Representation
7.3 Format for Register Write and Read
Register write format.
Register read format.
Legends:
8. Registers
Table 4. Register Conventions
Start
Slave Addr + W
AReg Addr
AData
AData
A
. . . . .
Data
A
Stop
Start
Slave Addr + W
AReg Addr
AStop
Start
Slave Addr + R
A
Data
A
Data
A
. . . . .
Data
NStop
Master
A - ACK
Slave
N- NAK
Convention
Description
RW
Register have both read and write access
R
Register have only read access
WPR
Write register with pass code
FD
Factory defaults
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com