V62SLASH04754-03YA datasheet(37/109 Pages) TI1

37 / 109 page

SM320C6712EP, SM320C6712CEP, SM320C6712DEP

FLOATINGPOINT DIGITAL SIGNAL PROCESSORS

SGUS055 − SEPTEMBER 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

CPU CSR register description

The CPU control status register (CSR) contains the CPU ID and CPU Revision ID (bits 16−31) as well as the

status of the device power-down modes [PWRD field (bits 15−10)], program and data cache control modes, the

endian bit (EN, bit 8) and the global interrupt enable (GIE, bit 0) and previous GIE (PGIE, bit 1). Figure 6 and

Table 18 identify the bit fields in the CPU CSR register.

For more detailed information on the bit fields in the CPU CSR register, see the TMS320C6000 DSP Peripherals

Overview Reference Guide (literature number SPRU190) and the TMS320C6000 CPU and Instruction Set

Reference Guide (literature number SPRU189).

CPU ID

REVISION ID

R-0x02

R-0x02 [C6712]

R-0x03 [C6712C/12D]

5 4

PWRD

SAT

PCC

DCC

PGIE

GIE

R/W-0

R/C-0

R-1

R/W-0

Legend: R = Readable by the MVC instruction, R/W = Readable/Writeable by the MVC instruction; W = Read/write; -n = value after reset, -x = undefined value after

reset, C = Clearable by the MVC instruction

Figure 6. CPU Control Status Register (CPU CSR)

V62/04754-03YA Datasheet(PDF) 37 Page - Texas Instruments

V62/04754-03YA Datasheet(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL