 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
V62/04754-03YA Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
V62/04754-03YA Datasheet(HTML) 13 Page - Texas Instruments |
|
|
13 / 109 page  SM320C6712EP, SM320C6712CEP, SM320C6712DEP FLOATINGPOINT DIGITAL SIGNAL PROCESSORS SGUS055 − SEPTEMBER 2004 13 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 peripheral register descriptions (continued) For more details on the EDMA parameter RAM 6-word parameter entry structure, see Figure 2. 31 0 EDMA Parameter Word 0 EDMA Channel Options Parameter (OPT) OPT Word 1 EDMA Channel Source Address (SRC) SRC Word 2 Array/Frame Count (FRMCNT) Element Count (ELECNT) CNT Word 3 EDMA Channel Destination Address (DST) DST Word 4 Array/Frame Index (FRMIDX) Element Index (ELEIDX) IDX Word 5 Element Count Reload (ELERLD) Link Address (LINK) RLD Figure 2. EDMA Channel Parameter Entries (6 Words) for Each EDMA Event Table 8. EDMA Registers HEX ADDRESS RANGE ACRONYM REGISTER NAME 01A0 0800 − 01A0 FEFC − Reserved 01A0 FF00 ESEL0 EDMA event selector 0 [C6712C/C6712D Only] 01A0 FF04 ESEL1 EDMA event selector 1 [C6712C/C6712D Only] 01A0 FF08 − 01A0 FF0B − Reserved 01A0 FF0C ESEL3 EDMA event selector 3 [C6712C/C6712D Only] 01A0 FF1F − 01A0 FFDC − Reserved 01A0 FFE0 PQSR Priority queue status register 01A0 FFE4 CIPR Channel interrupt pending register 01A0 FFE8 CIER Channel interrupt enable register 01A0 FFEC CCER Channel chain enable register 01A0 FFF0 ER Event register 01A0 FFF4 EER Event enable register 01A0 FFF8 ECR Event clear register 01A0 FFFC ESR Event set register 01A1 0000 − 01A3 FFFF – Reserved Table 9. Quick DMA (QDMA) and Pseudo Registers† HEX ADDRESS RANGE ACRONYM REGISTER NAME 0200 0000 QOPT QDMA options parameter register 0200 0004 QSRC QDMA source address register 0200 0008 QCNT QDMA frame count register 0200 000C QDST QDMA destination address register 0200 0010 QIDX QDMA index register 0200 0014 − 0200 001C − Reserved 0200 0020 QSOPT QDMA pseudo options register 0200 0024 QSSRC QDMA pseudo source address register 0200 0028 QSCNT QDMA pseudo frame count register 0200 002C QSDST QDMA pseudo destination address register 0200 0030 QSIDX QDMA pseudo index register † All the QDMA and Pseudo registers are write-accessible only |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
