Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST10F280 Datasheet(PDF) 159 Page - STMicroelectronics

Part # ST10F280
Description  16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F280 Datasheet(HTML) 159 Page - STMicroelectronics

Back Button ST10F280_12 Datasheet HTML 155Page - STMicroelectronics ST10F280_12 Datasheet HTML 156Page - STMicroelectronics ST10F280_12 Datasheet HTML 157Page - STMicroelectronics ST10F280_12 Datasheet HTML 158Page - STMicroelectronics ST10F280_12 Datasheet HTML 159Page - STMicroelectronics ST10F280_12 Datasheet HTML 160Page - STMicroelectronics ST10F280_12 Datasheet HTML 161Page - STMicroelectronics ST10F280_12 Datasheet HTML 162Page - STMicroelectronics ST10F280_12 Datasheet HTML 163Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 239 page
background image
ST10F280
CAN modules
Doc ID 8673 Rev. 3
159/239
Control / Status Register
Address:
0xEF00h / 0xEE00h XReg
Reset:
0xXX01h
Type:
R, R/W
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
BOFF
EWRN
-
RXOK TXOK
LEC
TST
CCE
0
0
EIE
SIE
IE
INIT
R
R
R/W
R/W
R/W
R/W
R/W
R
R
R/W
R/W
R/W
R/W
INIT Initialization
1: Software initialization of the CAN controller. While init is set, all message transfers are
stopped. Setting init does not change the configuration registers and does not stop
transmission or reception of a message in progress. The INIT bit is also set by hardware,
following a busoff condition; the CPU then needs to reset INIT to start the bus recovery
sequence.
0: Disable software initialization of the CAN controller; on INI completion, the CAN waits
for 11 consecutive recessive bit before taking part in bus activities.
IE Interrupt Enable Does not affect status updates.
1: Global interrupt enable from CAN module.
0: Global interrupt disable from CAN module.
SIE Status Change Interrupt Enable
1: Enables interrupt generation when a message transfer (reception or transmision is
successfully completed) or CAN bus error is detected and registered in LEC is the status
partition.
0: Disable status change interrupt.
EIE Error Interrupt Enable
1: Enables interrupt generation on a change of bit BOFF or EWARN in the status partition.
0: Disable error interrupt.
CCE Configuration Change Enable
1: Allows CPU access to the bit timing register
0: Disables CPU access to the bit timing register
TST Test Mode (Bit 7)
Make sure that bit 7 is cleared when writing to the Control Register. Writing a 1 during
normal operation may lead erroneous device behaviour.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com