Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8983GEFL/V Datasheet(PDF) 72 Page - Wolfson Microelectronics plc

Part # WM8983GEFL/V
Description  Mobile Multimedia CODEC with 1W Speaker Driver
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8983GEFL/V Datasheet(HTML) 72 Page - Wolfson Microelectronics plc

Back Button WM8983GEFL/V Datasheet HTML 68Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 69Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 70Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 71Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 72Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 73Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 74Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 75Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 76Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 124 page
background image
WM8983
Production Data
w
PD, Rev 4.3, May 2010
72
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R49
Output control
2
SPKBOOST
0
0 = speaker gain = -1;
DC = AVDD1 / 2
1 = speaker gain = +1.5;
DC = 1.5 x AVDD1 / 2
R1
Power
management
1
8
BUFDCOPEN
0
Dedicated buffer for DC level shifting
output stages when in 1.5x gain
boost configuration.
0 = Buffer disabled
1 = Buffer enabled (required for 1.5x
gain boost)
Table 43 Speaker Boost Stage Control
SPKBOOST
OUTPUT
STAGE GAIN
OUTPUT DC
LEVEL
OUTPUT STAGE
CONFIGURATION
0
1x (0dB)
AVDD1/2
Inverting
1
1.5x (3.52dB)
1.5xAVDD1/2
Non-inverting
Table 44 Output Boost Stage Details
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R43
Beep control
5
MUTERPGA2INV
0
Mute input to INVROUT2 mixer
4
INVROUT2
0
Invert ROUT2 output
3:1
BEEPVOL
000
AUXR input to ROUT2 inverter gain
000 = -15dB
001 = -12dB
010 = -9dB
011 = -6dB
100 = -3dB
101 = 0dB
110 = +3dB
111 = +6dB
0
BEEPEN
0
0 = mute AUXR beep input
1 = enable AUXR beep input
Table 45 AUXR – ROUT2 BEEP Mixer Function
ZERO CROSS TIMEOUT
A zero-cross timeout function is provided so that if zero cross is enabled on the input or output PGAs
the gain will automatically update after a timeout period if a zero cross has not occurred. This is
enabled by setting SLOWCLKEN. The timeout period is dependent on the clock input to the digital
and is equal to 2
21 * SYSCLK period.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7
Additional
Control
0
SLOWCLKEN
0
Slow clock enable.
0 = slow clock disabled
1 = slow clock enabled
Table 46 Timeout Clock Enable Control
Note: SLOWCLKEN is also used for the jack insert detect debounce circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com