Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8983GEFL/V Datasheet(PDF) 79 Page - Wolfson Microelectronics plc

Part # WM8983GEFL/V
Description  Mobile Multimedia CODEC with 1W Speaker Driver
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8983GEFL/V Datasheet(HTML) 79 Page - Wolfson Microelectronics plc

Back Button WM8983GEFL/V Datasheet HTML 75Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 76Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 77Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 78Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 79Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 80Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 81Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 82Page - Wolfson Microelectronics plc WM8983GEFL/V Datasheet HTML 83Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 124 page
background image
Production Data
WM8983
w
PD, Rev 4.3, May 2010
79
UNUSED ANALOGUE INPUTS/OUTPUTS
Whenever an analogue input/output is disabled, it remains connected to a voltage source (either
AVDD1/2 or 1.5xAVDD1/2 as appropriate) through a resistor. This helps to prevent pop noise when
the output is re-enabled. The resistance between the voltage buffer and the output pins can be
controlled using the VROI control bit. The default impedance is low, so that any capacitors on the
outputs can charge up quickly at start-up. If a high impedance is desired for disabled outputs, VROI
can then be set to 1, increasing the resistance to about 30k
Ω.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R49
0
VROI
0
VREF (AVDD1/2 or 1.5xAVDD/2) to
analogue output resistance
0: approx 1k
Ω
1: approx 30 k
Ω
Table 53 Disabled Outputs to VREF Resistance
A dedicated buffer is available for biasing unused analogue I/O pins as shown in Figure 41. This
buffer can be enabled using the BUFIOEN register bit.
If the SPKBOOST, OUT3BOOST or OUT4BOOST bits are set then the relevant outputs will be tied
to the output of the DC level shift buffer at 1.5xAVDD/2 when disabled.
Figure 41 summarises the bias options for the output pins.
Figure 41 Unused Input/Output Pin Tie-off Buffers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com