Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

FDC37C78 Datasheet(PDF) 6 Page - Microchip Technology

Part # FDC37C78
Description  Floppy Disk Controller
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

FDC37C78 Datasheet(HTML) 6 Page - Microchip Technology

Back Button FDC37C78 Datasheet HTML 2Page - Microchip Technology FDC37C78 Datasheet HTML 3Page - Microchip Technology FDC37C78 Datasheet HTML 4Page - Microchip Technology FDC37C78 Datasheet HTML 5Page - Microchip Technology FDC37C78 Datasheet HTML 6Page - Microchip Technology FDC37C78 Datasheet HTML 7Page - Microchip Technology FDC37C78 Datasheet HTML 8Page - Microchip Technology FDC37C78 Datasheet HTML 9Page - Microchip Technology FDC37C78 Datasheet HTML 10Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 82 page
background image
6
DESCRIPTION OF PIN FUNCTIONS
DESCRIPTION OF PIN FUNCTIONS
PIN NO.
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
HOST PROCESSOR INTERFACE
2-5,
8-11
Data Bus 0-7
D0-D7
I/O12
The data bus connection used by the host
microprocessor to transmit data to and from
the chip. These pins are in a high-impedance
state when not in the output mode.
46
I/O Read
nIOR
I
This active low signal is issued by the host
microprocessor to indicate a read operation.
47
I/O Write
nIOW
I
This active low signal is issued by the host
microprocessor to indicate a write operation.
44-42
I/O Address
A0-A2
I
These host address bits determine the I/O
address to be accessed during nIOR and
nIOW
cycles.
These
bits
are
latched
internally by the leading edge of nIOR and
nIOW.
48
DMA Request
DRQ
O12
This active high output is the DMA request for
byte transfers of data between the host and
the chip.
This signal is cleared on the last
byte of the data transfer by the nDACK signal
going low (or by nIOR going low if nDACK
was already low as in demand mode).
1
n DMA
Acknowledge
nDACK
I
An
active
low
input
acknowledging
the
request for a DMA transfer of data between
the host and the chip. This input enables the
DMA read or write internally.
14
Terminal Count
TC
I
This signal indicates to the chip that DMA
data transfer is complete.
TC is only
accepted when nDACK is low. TC is active
high.
13
Interrupt Request IRQ
O12
The interrupt request from the logical device
is output on the IRQ signal.
Refer to the
configuration registers for more information.
45
Chip Select Input nCS
I
When enabled, this active low pin serves as
an input for an external decoder circuit which
is used to qualify address lines above A2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com