Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCZ33903CD3EK/R2 Datasheet(PDF) 49 Page - Freescale Semiconductor, Inc

Part # MCZ33903CD3EK/R2
Description  SBC Gen2 with CAN High Speed and LIN Interface
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCZ33903CD3EK/R2 Datasheet(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button MCZ33903CD3EK/R2 Datasheet HTML 45Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 46Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 47Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 48Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 49Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 50Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 51Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 52Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 106 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
49
33903/4/5
FUNCTIONAL DEVICE OPERATION
BEHAVIOR AT POWER UP AND POWER DOWN
BEHAVIOR AT POWER UP AND POWER DOWN
DEVICE POWER UP
This section describe the device behavior during ramp up,
and ramp down of VSUP/1, and the flexibility offered mainly by
the Crank bit and the two VDD under-voltage reset thresholds.
The figures below illustrate the device behavior during
VSUP/1 ramp up. As the Crank bit is by default set to 0, VDD is
enabled when VSUP/1 is above VSUP TH 1 parameters.
Figure 28. VDD Start-up Versus VSUP/1 Tramp
DEVICE POWER DOWN
The figures below illustrate the device behavior during
VSUP/1 ramp down, based on Crank bit configuration, and
VDD under-voltage reset selection.
Crank Bit Reset (INIT Watchdog Register, Bit 0 =0)
Bit 0 = 0 is the default state for this bit.
During VSUP/1 ramp down, VDD remain ON until device
enters in Reset mode due to a VDD under-voltage condition
(VDD < 4.6 V or VDD < 3.2 V typically, threshold selected by
the SPI). When device is in Reset, if VSUP/1 is below
“VSUP_TH1”, VDD is turned OFF.
Crank Bit Set (INIT Watchdog Register, Bit 0 =1)
The bit 0 is set by SPI write. During VSUP/1 ramp down,
VDD remains ON until device detects a POR and set
BATFAIL. This occurs for a VSUP/1 approx 3.0 V.
D1
VBAT
VSUP/1
VSUP_TH1
VSUP_NOMINAL (ex 12 V)
VDD NOMINAL (ex 5.0 V)
VDD
Gnd
VDD_START UP
VDD_OFF
90% VDD_START UP
10% VDD_START UP
VDD
VSUP/1
I_VDD
VSUP slew rate
3390X
VDD_UV TH (typically 4.65 V)
RST
1.0 ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com