Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCZ33903CD3EK/R2 Datasheet(PDF) 69 Page - Freescale Semiconductor, Inc

Part # MCZ33903CD3EK/R2
Description  SBC Gen2 with CAN High Speed and LIN Interface
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCZ33903CD3EK/R2 Datasheet(HTML) 69 Page - Freescale Semiconductor, Inc

Back Button MCZ33903CD3EK/R2 Datasheet HTML 65Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 66Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 67Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 68Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 69Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 70Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 71Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 72Page - Freescale Semiconductor, Inc MCZ33903CD3EK/R2 Datasheet HTML 73Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 106 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
69
33903/4/5
SERIAL PERIPHERAL INTERFACE
DETAIL OF CONTROL BITS AND REGISTER MAPPING
INIT REGISTERS
Note: these registers can be written only in INIT mode
Table 17. Initialization Regulator Registers, INIT REG (note: register can be written only in INIT mode)
MOSI First Byte [15-8]
[b_15 b_14] 0_0101 [P/N]
MOSI Second Byte, bits 7-0
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
01 00 _ 101 P
I/O-x sync
VDDL rst[1]
VDDL rst[0]
VDD rstD[1]
VDD rstD[0]
VAUX5/3
Cyclic on[1]
Cyclic on[0]
Default state
1
0
0
0
0
0
0
0
Condition for default
POR
Bit
Description
b7
I/O-x sync - Determine if I/O-1 is sensed during I/O-0 activation, when cyclic sense function is selected
0
I/O-1 sense anytime
1
I/O-1 sense during I/O-0 activation
b6, b5
VDDL RST[1] VDDL RST[0] - Select the VDD under-voltage threshold, to activate RST pin and/or INT
00
Reset at approx 0.9 VDD.
01
INT at approx 0.9 VDD, Reset at approx 0.7 VDD
10
Reset at approx 0.7 VDD
11
Reset at approx 0.9 VDD.
b4, b3
VDD RSTD[1] VDD RSTD[0] - Select the RST pin low lev duration, after VDD rises above the VDD under-voltage threshold
00
1.0 ms
01
5.0 ms
10
10 ms
11
20 ms
b2
[VAUX 5/3] - Select Vauxilary output voltage
0
VAUX = 3.3 V
1
VAUX = 5.0 V
b1, b0
Cyclic on[1] Cyclic on[0] - Determine I/O-0 activation time, when cyclic sense function is selected
00
200
s (typical value. Ref. to dynamic parameters for exact value)
01
400
s (typical value. Ref. to dynamic parameters for exact value)
10
800
s (typical value. Ref. to dynamic parameters for exact value)
11
1600
s (typical value. Ref. to dynamic parameters for exact value)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com