Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AS3543 Datasheet(PDF) 74 Page - ams AG

Part # AS3543
Description  High End Stereo Audio Codec wi th System PMU
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3543 Datasheet(HTML) 74 Page - ams AG

Back Button AS3543 Datasheet HTML 70Page - ams AG AS3543 Datasheet HTML 71Page - ams AG AS3543 Datasheet HTML 72Page - ams AG AS3543 Datasheet HTML 73Page - ams AG AS3543 Datasheet HTML 74Page - ams AG AS3543 Datasheet HTML 75Page - ams AG AS3543 Datasheet HTML 76Page - ams AG AS3543 Datasheet HTML 77Page - ams AG AS3543 Datasheet HTML 78Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 92 page
background image
www.austriamicrosystems.com
Revision 1.11
73 - 91
AS3543 3v2
Data Sheet - R e g i s t e r D e f i n i t i o n
Table 72. Clk_Cntr Register
Name
Base
Default
Clk_Cntr
2-wire serial
00h
Offset: 1Ah-5
Clock Control Register
This is an extended register and needs to be enabled by writing 101b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7:6
CLKINT2<1:0>
00
R/W
Selects the CLKINT2 input source. Note, this is an internal
clock, which can be multiplexed to one of the GPIO ouptus.
00: CLKPLL, internal PLL clock
01: CLKlogdim, clock used for dimming the DCDC15
10: LOW, drives the signal to logic “0”
11: HIGH, drives the signal to logic “1”
5:4
CLKINT1<1:0>
00
R/W
Selects the CLKINT1 frequency. Note, this is an internal clock,
which can be multiplexed to one of the GPIO ouptus.
00: 2MHz
01: 887kHz
10: 1kHz
11: 125Hz
3:2
CLK24M<1:0>
00
R/W
Selects the CLK24M frequency, clock of 24MHz oszillator
00: OSC24MHz, oszillator frequency
01: OSC24MHz_div2, oszillator frequency divided by 2
10: OSC24MHz_div4, oszillator frequency divided by 4
11: OSC24MHz_PD, OSC24M is set to power down
1:0
CLK32k<1:0>
00
R/W
Selects the CLK32k frequnecy, clock of 32kHz RTC oszillator
00: OSC32kHz, RTC oszillator frequency
01: 1Hz
10: LOW, drives the signal to logic “0”
11: HIGH, drives the signal to logic “1”
Table 73. PWM_Cntr Register
Name
Base
Default
PWM_Cntr
2-wire serial
00h
Offset: 1Ah-6
PWM Control Register
This is an extended register and needs to be enabled by writing 110b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
PWM_INVERT
0
R/W
PWM output polarity
0: not inverted
1: inverted
6:0
PWM_CYCLE<6:0>
0000000
R/W
Sets the PWM duty cycle
0: no pulses
1-127: duty cycle = PWM_CYCLE * 0,39%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com