Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

82375EB Datasheet(PDF) 46 Page - Intel Corporation

Part # 82375EB
Description  PCI-EISA BRIDGE (PCEB)
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82375EB Datasheet(HTML) 46 Page - Intel Corporation

Back Button 82375EB Datasheet HTML 42Page - Intel Corporation 82375EB Datasheet HTML 43Page - Intel Corporation 82375EB Datasheet HTML 44Page - Intel Corporation 82375EB Datasheet HTML 45Page - Intel Corporation 82375EB Datasheet HTML 46Page - Intel Corporation 82375EB Datasheet HTML 47Page - Intel Corporation 82375EB Datasheet HTML 48Page - Intel Corporation 82375EB Datasheet HTML 49Page - Intel Corporation 82375EB Datasheet HTML 50Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 131 page
background image
82375EBSB
3124 IOREGN 41
EISA-TO-PCI IO REGION ADDRESS REGISTERS
Address Offset
70-73h (IO Region 1)
74-77h (IO Region 2)
78-7Bh (IO Region 3)
7C-7Fh (IO Region 4)
Default value
0000FFFCh
Attribute
ReadWrite
Size
32 bits
These 32-bit registers provide four windows for EISA-to-PCI IO accesses The windows define positively
decoded programmable address regions for mapping EISA IO space to the corresponding PCI IO space
Each register determines the starting and limit addresses of the particular region within the 64 KByte PCI IO
space The base and limit addresses can be aligned on any Dword boundary and each region can be sized in
Dword increments (32-bits) up to the theoretical maximum size of 64 KByte Default values for the base and
limit fields ensure that the regions are initially disabled
The IO regions are selected based on the following formula Base Address s address s Limit Address
Bit
Description
3118
IO Region Limit Address
For EISA-to-PCI IO accesses bits 3118 correspond to address lines
LA 152 on the EISA Bus and AD 152 on the PCI Bus This field determines the limit address of
the region within the 64 KByte PCI IO space
1716
Reserved
152
IO Region Base Address
For EISA-to-PCI IO accesses bits 152 correspond to address lines
LA 152 on the EISA Bus and AD 152 on the PCI Bus This field determines the starting address
of the region within the 65 KByte PCI IO space
10
Reserved
3125 BTMRBIOS TIMER BASE ADDRESS REGISTER
Address Offset
80 – 81h
Default value
0078h
Attribute
ReadWrite
Size
16 bits
This 16-bit register determines the base address for the BIOS Timer Register located in PCI IO space The
BIOS Timer resides in the PCEB and is the only internal resource mapped to PCI IO space The base address
can be set at Dword boundaries anywhere in the 64 KByte PCI IO space This register also provides the BIOS
Timer access enabledisable control bit
46



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com