Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

AN2784 Datasheet(PDF) 25 Page - STMicroelectronics

Part # AN2784
Description  Using the high-density STM32F10xxx FSMC peripheral to drive external memories
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2784 Datasheet(HTML) 25 Page - STMicroelectronics

Back Button AN2784 Datasheet HTML 21Page - STMicroelectronics AN2784 Datasheet HTML 22Page - STMicroelectronics AN2784 Datasheet HTML 23Page - STMicroelectronics AN2784 Datasheet HTML 24Page - STMicroelectronics AN2784 Datasheet HTML 25Page - STMicroelectronics AN2784 Datasheet HTML 26Page - STMicroelectronics AN2784 Datasheet HTML 27Page - STMicroelectronics AN2784 Datasheet HTML 28Page - STMicroelectronics AN2784 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 31 page
background image
AN2784
Interfacing with an 8-bit NAND Flash memory
Doc ID 14779 Rev 4
25/31
Using the above described formulas, the memory timings in Table 7 and the
STM32F10xCDE FSMC asynchronous timings in Table 2, we have:
●
Setup time: 0x0
●
Wait time: 0x2
●
Hold time: 0x1
●
HiZ time: 0x0
4.3
Hardware connection
Table 8 gives the correspondence between the NAND Flash memory pins and the FSMC
pins and shows the GPIO configuration for each FSMC pin.
In case of a 16-bit NAND Flash memory, the data/address bus is 16 bits wide and the
remaining FSMC data/address bus are used.
tRP
Read Enable low to Read Enable high
15
ns
tCS
Chip Enable low to Write Enable high
20
ns
tALS
AL setup time
15
ns
tCLS
CL Setup time
15
ns
tCH
E Hold time
5
ns
tALH
AL Hold time
5
ns
tCLH
CL Hold time
5
ns
tDS
Data Valid to Write Enable high
15
ns
tWC
Write Enable low to Write Enable low
30
ns
tRC
Read Enable low to Read Enable low
30
ns
tREA
Read Enable low to Output Valid
18
ns
Table 7.
NAND512W3A2C Flash memory timings (continued)
Symbol
Parameter
Value
Unit
Table 8.
NAND512W3A signal to FSMC pin correspondence
Memory signals FSMC signals
Pin / Port
assignment
Pin / Port
configuration
Signal description
AL
ALE/A17
PD11
AF push-pull
Address Latch Enable
CL
CLE/A16
PD12
AF push-pull
Command Latch Enable
I/O0-I/O7
D0-D7
Port D/Port E
AF push-pull
Data D0-D7
E
NCE2
PD7
AF push-pull
Chip Enable
R
NOE
PD4
AF push-pull
Output Enable
W
NWE
PD5
AF push-pull
Write Enable
RB
NWAIT/INT2
PD6/PG6
Input pull-up
Ready/Busy signal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com