Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AN2784 Datasheet(PDF) 5 Page - STMicroelectronics

Part # AN2784
Description  Using the high-density STM32F10xxx FSMC peripheral to drive external memories
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2784 Datasheet(HTML) 5 Page - STMicroelectronics

  AN2784 Datasheet HTML 1Page - STMicroelectronics AN2784 Datasheet HTML 2Page - STMicroelectronics AN2784 Datasheet HTML 3Page - STMicroelectronics AN2784 Datasheet HTML 4Page - STMicroelectronics AN2784 Datasheet HTML 5Page - STMicroelectronics AN2784 Datasheet HTML 6Page - STMicroelectronics AN2784 Datasheet HTML 7Page - STMicroelectronics AN2784 Datasheet HTML 8Page - STMicroelectronics AN2784 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 31 page
background image
AN2784
Overview of the STM32F10xxx flexible static memory controller
Doc ID 14779 Rev 4
5/31
1
Overview of the STM32F10xxx flexible static memory
controller
The FSMC has the following main features:
●
Interfaces with static memory-mapped devices including:
–
Static random access memory (SRAM)
–
Read-only memory (ROM)
–
NOR Flash memory
–
PSRAM (4 memory banks)
●
Two banks of NAND Flash with ECC hardware that checks up to 8 Kbytes of data
●
16-bit PC Card compatible devices
●
Supports burst mode access to synchronous devices (NOR Flash and PSRAM)
●
8- or 16-bit wide databus
●
Independent chip select control for each memory bank
●
Independent configuration for each memory bank
●
Programmable timings to support a wide range of devices, in particular:
–
Programmable wait states (up to 15)
–
Programmable bus turnaround cycles (up to 15)
–
Programmable output enable and write enable delays (up to 15)
–
Independent read and write timings and protocol, so as to support the widest
variety of memories and timings
●
Write enable and byte lane select outputs for use with PSRAM and SRAM devices
●
Translation of 32-bit wide AHB transactions into consecutive 16-bit or 8-bit accesses to
external 16-bit or 8-bit devices
●
A Write FIFO, 2 words long, each word is 32 bits wide, only stores data and not the
address. Therefore, this FIFO only buffers AHB write burst transactions. This makes it
possible to write to slow memories and free the AHB quickly for other operations. Only
one burst at a time is buffered: if a new AHB burst or single transaction occurs while an
operation is in progress, first the FIFO is drained ( The FSMC will insert wait states until
the current memory access is complete).
●
External asynchronous wait control
The FSMC registers that define the external device type and associated characteristics are
usually set at boot time and do not change until the next reset or power-up. However, it is
possible to change the settings at any time.
Figure 1 illustrates the FSMC block diagram.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com