Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMS320F241FN Datasheet(PDF) 53 Page - Texas Instruments

Part # TMS320F241FN
Description  DSP CONTROLLERS
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320F241FN Datasheet(HTML) 53 Page - Texas Instruments

Back Button TMS320F241FN Datasheet HTML 49Page - Texas Instruments TMS320F241FN Datasheet HTML 50Page - Texas Instruments TMS320F241FN Datasheet HTML 51Page - Texas Instruments TMS320F241FN Datasheet HTML 52Page - Texas Instruments TMS320F241FN Datasheet HTML 53Page - Texas Instruments TMS320F241FN Datasheet HTML 54Page - Texas Instruments TMS320F241FN Datasheet HTML 55Page - Texas Instruments TMS320F241FN Datasheet HTML 56Page - Texas Instruments TMS320F241FN Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 122 page
background image
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064D − DECEMBER 1997 − REVISED FEBRUARY 2006
53
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
analog-to-digital converter (ADC) module
A simplified functional block diagram of the ADC module is shown in Figure 11. The ADC module consists of
a 10-bit ADC with a built-in sample-and-hold (S/ H) circuit. A total of 8 analog input channels is available on the
F243/F241. Eight analog inputs are provided by way of an 8-to-1 analog multiplexer. Maximum total conversion
time for each ADC unit is 1
µs. Reference voltage for the ADC module is 0−5 V and is supplied externally.
Functions of the ADC module include:
D The ADC unit can perform single or continuous S/H and conversion operations. When in continuous
conversion mode, the ADC generates two results every 1700 ns (with a 20-MHz clock and a prescale factor
of 1). These two results can be two separate analog inputs.
D Two 2-level-deep FIFO result registers
D Conversion can be started by software, an external signal transition on a device pin (ADCSOC), or by
certain event manager events.
D The ADC control register is double-buffered (with a shadow register) and can be written to at any time. A
new conversion can start either immediately or when the previous conversion process is completed.
D In single-conversion mode, at the end of each conversion, an interrupt flag is set and the peripheral interrupt
request (PIRQ) is generated if it is unmasked/enabled.
D The result of previous conversions stored in data registers will be lost when a third result is stored in the
2-level-deep data FIFO.
A/D overview
The “pseudo” dual ADC is based around a 10-bit string/capacitor converter with the switched capacitor string
providing an inherent S / H function. (Note: There is only one converter with only one inherent S/H circuit.) This
peripheral behaves as though there are two analog converters, ADC #1 and ADC #2, but in fact, it uses only
one converter. This feature makes the A/D software compatible with the C240’s A/D and also allows two values
(e.g., voltage and current) to be converted almost simultaneoulsy with one conversion request. VCCA and VSSA
pins must be connected to 5 V and analog ground, respectively. Standard isolation techniques must be used
while applying power to the ADC module.
The ADC module, shown in Figure 11, has the following features:
D Up to 8 analog inputs, ADCIN00−ADCIN07. The results from converting the inputs ADCIN00−ADCIN07 are
placed in one of the ADCFIFO results registers (see Table 16). The digital value of the input analog voltage
is derived by:
Digital Value
+ 1023
Input Analog Voltage
* V
REFLO
V
REFHI
* V
REFLO
D Almost simultaneous measurement of two analog inputs, 1700 ns apart
D Single conversion and continuous conversion modes
D Conversion can be started by software, an internal event, and/or an external event.
D VREFHI and VREFLO (high- and low-voltage) reference inputs
D Two-level-deep digital result registers that contain the digital vaules of completed conversions
D Two programmable ADC module control registers (see Table 16)
D Programmable clock prescaler
D Interrupt or polled operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com