TUSB9261-Q1

www.ti.com

SLLSEE2A – JANUARY 2014 – REVISED JANUARY 2014

Table 7. Power and Ground Signals

TERMINAL

I/O

DESCRIPTION

PIN

NAME

NO.

1, 12,

19, 32,

33, 41,

VDD

PWR

1.1-V power rail

47, 49,

55, 61,

63

7, 24,

VDD33

PWR

3.3-V power rail

51

34, 40,

VDDA33

PWR

3.3-V analog power rail

48, 62

Oscillator ground. If using a crystal, this should not be connected to PCB ground plane. If

VSSOSC

53

PWR

using an oscillator, this should be connected to PCB ground. See the Clock Source

Requirements section for more details.

37, 44, 58,

VSS

PWR

Ground

64

VSS

65

PWR

Ground - Thermal Pad

Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Links :TUSB9261-Q1