 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TUSB422IYFPR Datasheet(PDF) 27 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB422IYFPR Datasheet(HTML) 27 Page - Texas Instruments |
|
|
27 / 71 page  27 TUSB422 www.ti.com SLLSEW6 – NOVEMBER 2016 Product Folder Links: TUSB422 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated 7.6.14 Alert Byte 0 Register (address = 0x10) [reset = 0x00] This register is used to indicate a status change event. When a status change event occurs and its corresponding Alert mask is unmasked, the TUSB422 will assert the INT_N low. The INT_N remains asserted until all events are cleared by write of 1’b1. Once all events are cleared or corresponding Alert mask is masked, the INT_N will be de-asserted high. Figure 22. Alert Byte 0 Register 7 6 5 4 3 2 1 0 VBUS_ALARM _HI TX_SOP_SUC CESS TX_SOP_DISC ARD TX_SOP_FAIL RX_HARD_RE SET RX_SOP_STA TUS CC_STATUS CC_STATUS RCU RCU RCU RCU RCU RCU RCU RCU LEGEND: R/W = Read/Write; R = Read only Table 19. Alert Byte 0 Register Descriptions Bit Field Type Reset Description 7 VBUS_ALARM_HI RCU 0 VBUS Voltage Alarm Hi. 0b: Cleared 1b: A high-voltage alarm has occurred 6 TX_SOP_SUCCESS RCU 0 Transmit SOP* Message Successful 0b: Cleared 1b: Reset or SOP* message transmission successful. GoodCRC response received on SOP* message transmission. Transmit SOP* message buffer registers are empty. 5 TX_SOP_DISCARD RCU 0 Transmit SOP* Message Discarded 0b: Cleared 1b: Reset or SOP* message transmission not sent due to incoming receive message. Transmit SOP* message buffer registers are empty. 4 TX_SOP_FAIL RCU 0 Transmit SOP* Message Failed 0b: Cleared 1b: SOP* message transmission not successful, no GoodCRC response received on SOP* message transmission. Transmit SOP* message buffer registers are empty. 3 RX_HARD_RESET RCU 0 Received Hard Reset. 0b: Cleared. 1b: Received Hard Reset message 2 RX_SOP_STATUS RCU 0 Receive SOP* Message Status. Note RECEIVE_BYTE_COUNT being zero does not set this bit. 0b: Cleared. 1b: Receive buffer register changed. 1 PWR_STATUS RCU 0 Power Status 0b: Cleared. 1b: Power Status Changed 0 CC_STATUS RCU 0 CC Status. 0b: Cleared 1b: CC status changed |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
